IP Library Granted Patent US 10,236,000
Granted Patent B2
US 10,236,000 · App. 15/654,153 · Granted Mar 19, 2019

Circuit and method for speech recognition

Inventor: Paul Giletti (Grenoble, FR)
Assignee: DOLPHIN INTEGRATION
G10L17/005G10L15/142G10L15/16G10L15/20G10L25/78G10L25/84G10L2015/025G10L2025/783G10L2025/786
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,236,000
App. No.
15/654,153
Granted
Mar 19, 2019
Kind
B2
Abstract

The invention concerns a circuit for speech recognition comprising: a voice detection circuit configured to detect, based on at least one input parameter, the presence of a voice signal in an input audio signal and to generate an activation signal on each voice detection event; a speech recognition circuit configured to be activated by the activation signal and to perform speech recognition on the input audio signal, the speech recognition circuit being further configured to generate an output signal indicating, based on the speech recognition, whether each voice detection event is true or false; and an analysis circuit configured to generate, based on the output signal of the speech recognition circuit, a control signal for modifying one or more of said input parameters.

Claims (28)

1. A circuit for speech recognition comprising:

a voice detection circuit configured to detect, based on at least one input parameter, the presence of a voice signal in an input audio signal and to generate an activation signal on each voice detection event;

a speech recognition circuit configured to be activated by the activation signal and to perform speech recognition on the input audio signal, the speech recognition circuit being further configured to generate an output signal indicating, based on the speech recognition, whether each voice detection event is true or false; and

an analysis circuit configured to:

generate a first value representing a true detection rate indicating the rate of true detection events among the total number of detection events generated by the voice detection circuit and/or a second value representing a false detection rate indicating the rate of false detection events among the total number of detection events generated by the voice detection circuit; and

generate a control signal for modifying one or more of said input parameters based on a comparison of the first value with a first threshold or of the second value with a second threshold and/or based on whether the first or second value is increasing or decreasing.

2. The circuit of claim 1 , wherein the analysis circuit is further configured to:

generate a third value representing the total number of detection events generated by the voice detection circuit; and

compare the third value with a third threshold and/or determine whether the third value is increasing or decreasing.

3. The circuit of claim 2 , wherein the analysis circuit is configured to modify the control signal to render the voice detection circuit more sensitive if the first threshold and/or the third threshold is not exceeded and/or if the first value and/or third value is decreasing.

4. The circuit of claim 3 , wherein the analysis circuit is further configured to modify the control signal to render the voice detection circuit less sensitive if the second and/or third threshold is exceeded and/or if the second value is increasing.

5. The circuit of claim 1 , wherein each of the at least one input parameter is one of the following parameters:

a parameter setting one or more cut-off frequencies of one or more filters of the voice detection circuit;

a parameter setting one or more detection thresholds of the voice detection circuit;

a parameter setting one or more energy computation periods;

a parameter setting a threshold number of zero passages of the audio signal;

a parameter setting one or more debounce times; and

a parameter setting a weighting to be applied to the output signal of one or more sub-circuits of the voice detection circuit.

6. The circuit of claim 1 , wherein the speech recognition circuit is adapted to generate a further activation signal for activating one or more further circuits in response to a speech recognition event.

7. The circuit of claim 6 , wherein the speech recognition circuit is adapted to perform keyword recognition.

8. A method of speech recognition comprising:

detecting, by a voice detection circuit based on at least one input parameter, the presence of a voice signal in an input audio signal;

generating, by the voice detection circuit an activation signal on each voice detection event;

activating a speech recognition circuit by the activation signal;

performing, by the speech recognition circuit, speech recognition on the input audio signal;

generating, by the speech recognition circuit, an output signal indicating, based on the speech recognition, whether each voice detection event is true or false;

generating, by the analysis circuit, a first value representing a true detection rate indicating the rate of true detection events among the total number of detection events generated by the voice detection circuit and/or a second value representing a false detection rate indicating the rate of false detection events among the total number of detection events generated by the voice detection circuit; and

generating, by an analysis circuit, a control signal for modifying one or more of said input parameters based on a comparison of the first value with a first threshold value or of the second value with a second threshold value and/or on whether the first or second value is increasing or decreasing.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2024
From: DOLPHIN DESIGN
To: DOLPHIN SEMICONDUCTOR
Reel/Frame 069590/0911 →
CHANGE OF ADDRESS Recorded Feb 23, 2021
From: DOLPHIN DESIGN
To: DOLPHIN DESIGN
Reel/Frame 055382/0304 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2021
From: DOLPHIN INTEGRATION
To: DOLPHIN DESIGN
Reel/Frame 055300/0394 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2017
From: GILETTI, PAUL
To: DOLPHIN INTEGRATION
Reel/Frame 044223/0251 →
Priority Claims (1)
FR 16 57034 · Jul 22, 2016 · national
Continuity (1)
Related Publication 20180025730A1 · Jan 25, 2018