IP Library Granted Patent US 11,183,998
Granted Patent B2
US 11,183,998 · App. 15/659,288 · Granted Nov 23, 2021

Correlated electron switch

Inventor: Lucian Shifren (San Jose, CA)
Assignee: Cerfe Labs, Inc.
H03K17/041G11C13/004G11C13/0007G11C13/0069G11C13/0097H01L45/04H01L45/146H01L45/147H03K17/567H03K19/20G11C13/003G11C2013/009G11C2213/74G11C2213/79H03H11/126H03H11/1291
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,183,998
App. No.
15/659,288
Granted
Nov 23, 2021
Kind
B2
Abstract

Subject matter disclosed herein may relate to correlated electron switches.

Claims (24)

1. A method, comprising:

initiating a first transition of a correlated electron switch device from a second impedance state to a first impedance state including achieving a previously established first particular threshold current density level in the correlated electron switch device; and

initiating a transition of the correlated electron switch device from the first impedance state to the second impedance state including adjusting the signal applied to the current source device coupled to the correlated electron switch device at least in part to dynamically establish a second particular threshold current density level in the correlated electron switch device for a second transition of the correlated electron switch device from the second impedance state to the first impedance state, wherein the second particular threshold current density level for the second transition of the correlated electron switch device from the second impedance state to the first impedance state differs from the first particular threshold current density level for the first transition of the correlated electron switch device from the second impedance state to the first impedance state.

2. The method of claim 1 , wherein the first impedance state comprises a relatively higher impedance state and wherein the second impedance state comprises a relatively lower impedance state.

3. The method of claim 1 , wherein the first impedance state includes first particular resistance and capacitance characteristics, wherein the second impedance state includes second particular resistance and capacitance characteristics, and wherein a capacitance of the first impedance state exceeds a capacitance of the second impedance state.

4. The method of claim 1 , wherein the initiating the transition of the correlated electron switch device from the first impedance state to the second impedance state includes applying a voltage across a serial combination of the current source device and the correlated electron switch device, wherein a level of the voltage across the correlated electron switch device comprises a level of the voltage across the serial combination less a voltage drop across the current source device.

5. The method of claim 4 , wherein the initiating the transition of the correlated electron switch device from the first impedance state to the second impedance state includes controlling a current through the current source device at least in part via the signal applied to the current source device.

6. The method of claim 5 , wherein the adjusting the signal applied to the current source device includes controlling the current through the current source device to a specified compliance current level at least in part to establish the second particular threshold current density level for the second transition the correlated electron switch device from the second impedance state to the first impedance state.

7. The method of claim 4 , wherein the current source device comprises a diode.

8. The method of claim 4 , wherein the current source device comprises a transistor, and wherein the voltage applied across the serial combination is applied to a first terminal of the transistor and wherein a second terminal of the transistor is electrically coupled to the correlated electron switch device.

9. The method of claim 8 , wherein the adjusting the signal applied to the current source device includes applying the signal to a third terminal of the transistor, wherein the current through the transistor is proportional at least in part to a level of the signal applied to the third terminal.

10. An apparatus, comprising:

a correlated electron switch device; and

a current source device coupled to the correlated electron switch device;

wherein the correlated electron switch device to transition from a second impedance state to a first impedance state responsive at least in part to an adjustment of a signal applied to the current source device to achieve a previously established first particular threshold current density level in the correlated electron switch device;

wherein the correlated electron switch device to transition from the first impedance state to the second impedance state responsive at least in part to a further adjustment of the signal applied to the current source device, wherein the current source device further to, responsive at least in part to the further adjustment of the signal applied to the current source device, dynamically establish a second particular threshold current density level in the correlated electron switch device for a subsequent operation to transition the correlated electron switch device from the second impedance state to the first impedance state, wherein the second particular threshold current density level to differ from the first particular threshold current density level.

11. The apparatus of claim 10 , wherein the first impedance state to comprise a relatively higher impedance state and the second impedance state to comprise a relatively lower impedance state.

12. The apparatus of claim 11 , wherein the first impedance state to include first particular resistance and capacitance characteristics, wherein the second impedance state has second particular resistance and capacitance characteristics, and wherein a capacitance of the first impedance state to exceed a capacitance of the second impedance state.

13. The apparatus of claim 10 , wherein the correlated electron switch device to transition from the first impedance state to the second impedance state responsive at least in part to an application of a voltage across a serial combination of the current source device and the correlated electron switch device, wherein a level of the voltage across the correlated electron switch device to comprise a level of the voltage across the combination less a voltage drop across the current source device.

14. The apparatus of claim 13 , wherein the current source device to limit the current density in the correlated electron switch device at least in part via control of a current in the current source device responsive at least in part to the signal applied to the current source device.

15. The apparatus of claim 14 , wherein the current in the current source device to be controlled to achieve a specified compliance current level at least in part to establish the second particular threshold current density level for the subsequent operation to transition the correlated electron switch device from the second impedance state to the first impedance state.

16. The apparatus of claim 13 , wherein the current source device to comprise a diode.

17. The apparatus of claim 14 , wherein the current source device to comprise a transistor, and wherein the application of the voltage across the serial combination to include application of the voltage to a first terminal of the transistor and wherein a second terminal of the transistor to be electrically connected to the correlated electron switch device.

18. The apparatus of claim 17 , wherein, to control the current in the current source, the signal applied to the current source device to be applied to a third terminal of the transistor, wherein a current through the transistor to be proportional at least in part to a level of the signal applied to the third terminal of the transistor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2020
From: ARM LIMITED
To: CERFE LABS, INC.
Reel/Frame 054297/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2017
From: SHIFREN, LUCIAN
To: ARM LTD.
Reel/Frame 043093/0962 →
Continuity (2)
Continuation 14815054 · Jul 31, 2015
Related Publication 20180026621A1 · Jan 25, 2018