IP Library Granted Patent US 9,985,050
Granted Patent B2
US 9,985,050 · App. 15/664,924 · Granted May 29, 2018

Non-volatile semiconductor storage device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,985,050
App. No.
15/664,924
Granted
May 29, 2018
Kind
B2
Abstract

A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.

Claims (23)

1. A semiconductor device comprising:

first electrodes stacked above a substrate in a first direction, each of the first electrodes extending in a second direction and having a first end portion and a second end portion in the second direction;

second electrodes stacked above the substrate in the first direction, each of the second electrodes extending in the second direction and having a first end portion and a second end portion in the second direction;

third electrodes stacked above the substrate in the first direction, each of the third electrodes extending in the second direction and having a first end portion and a second end portion in the second direction; and

fourth electrodes stacked above the substrate in the first direction, each of the fourth electrodes extending in the second direction and having a first end portion and a second end portion in the second direction;

a semiconductor layer extending in the first direction; and

a memory portion provided between the first electrodes and the semiconductor layer,

the second electrodes being provided between the first electrodes and the third electrodes,

the third electrodes being provided between the second electrodes and the fourth electrodes,

the first end portions of the first electrodes being connected to the first end portions of the third electrodes, and

the second end portions of the second electrodes being connected to the second end portions of the fourth electrodes.

2. The semiconductor device according to claim 1 , further comprising:

fifth electrodes stacked above the substrate in the first direction, each of the fifth electrodes having a first end portion and a second end portion in the second direction, and the first end portions of the fifth electrodes being connected to the first end portions of the first electrodes and the first end portions of the third electrodes.

3. The semiconductor device according to claim 2 , wherein

the second end portions of the fifth electrodes are formed stepwise.

4. The semiconductor device according to claim 3 , further comprising:

a first plug conductive layer extending in the first direction, and connected to one of the second end portions of the fifth electrodes.

5. The semiconductor device according to claim 1 , further comprising:

sixth electrodes stacked above the substrate in the first direction, each of the sixth electrodes having a first end portion and a second end portion in the second direction, and the first end portions of the sixth electrodes being connected to the second end portions of the second electrodes and the second end portions of the fourth electrodes.

6. The semiconductor device according to claim 5 , wherein

the second end portions of the sixth electrodes are formed stepwise.

7. The semiconductor device according to claim 6 , further comprising:

a second plug conductive layer extending in the first direction, and connected to one of the second end portions of the sixth electrodes.

Assignments (4)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043541/0381 →