IP Library › Granted Patent US 10,014,415
Granted Patent B2
US 10,014,415 · App. 15/665,696 · Granted Jul 3, 2018

Semiconductor device has an oxide semiconductor layer containing a C-axis aligned crystal

Inventor: Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869H01L27/1225H01L29/04H01L29/045H01L29/24H01L29/66969H01L29/78648H01L29/78693H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,014,415
App. No.
15/665,696
Granted
Jul 3, 2018
Kind
B2
Abstract

A semiconductor device includes an oxide semiconductor layer including a crystalline region over an insulating surface, a source electrode layer and a drain electrode layer in contact with the oxide semiconductor layer, a gate insulating layer covering the oxide semiconductor layer, the source electrode layer, and the drain electrode layer, and a gate electrode layer over the gate insulating layer in a region overlapping with the crystalline region. The crystalline region includes a crystal whose c-axis is aligned in a direction substantially perpendicular to a surface of the oxide semiconductor layer.

Claims (41)

1. A semiconductor device comprising:

a first conductive layer;

a first insulating layer over the first conductive layer;

an oxide semiconductor layer including In, Ga, and Zn over the first insulating layer;

a second conductive layer electrically connected to the oxide semiconductor layer;

a third conductive layer electrically connected to the oxide semiconductor layer; and

a second insulating layer over each of the second conductive layer and the third conductive layer,

wherein the oxide semiconductor layer comprises a channel formation region,

wherein the oxide semiconductor layer comprises a first region and a second region below the first region,

wherein the first region comprises a crystal region containing a c-axis aligned crystal,

wherein the second region has lower crystallinity than the crystal region,

wherein the first region comprises a region in contact with the second insulating layer, and

wherein the second region comprises a region in contact with the first insulating layer.

2. The semiconductor device according to claim 1 ,

wherein the oxide semiconductor layer further includes a third region which is overlapped with the second conductive layer or the third conductive layer, and a fourth region which is not overlapped with the second conductive layer or the third conductive layer, and

wherein the fourth region is thinner than the third region.

3. The semiconductor device according to claim 1 , wherein each of the second conductive layer and the third conductive layer includes a conductive metal oxide.

4. The semiconductor device according to claim 1 , wherein the semiconductor device is one selected from the group consisting of a personal computer, a personal digital assistant, an electronic book, a cellular phone, a digital camera, and a television set.

5. The semiconductor device according to claim 1 , wherein an impurity concentration in the oxide semiconductor layer is lower than or equal to 5×10 17 cm −3 .

6. The semiconductor device according to claim 1 , wherein a carrier concentration in the oxide semiconductor layer is lower than or equal to 1×10 12 cm −3 .

7. A semiconductor device comprising:

a first conductive layer;

a first insulating layer over the first conductive layer;

an oxide semiconductor layer including In, Ga, and Zn over the first insulating layer;

a second conductive layer electrically connected to the oxide semiconductor layer;

a third conductive layer electrically connected to the oxide semiconductor layer; and

a second insulating layer over each of the second conductive layer and the third conductive layer,

wherein the oxide semiconductor layer comprises a channel formation region,

wherein the oxide semiconductor layer comprises a first region and a second region below the first region,

wherein the first region comprises a crystal region containing a c-axis aligned crystal,

wherein the second region has lower crystallinity than the crystal region,

wherein the first region comprises a region in contact with the second insulating layer,

wherein the second region comprises a region in contact with the first insulating layer, and

wherein the second conductive layer has a region in contact with the second region.

8. The semiconductor device according to claim 7 ,

wherein the oxide semiconductor layer further includes a third region which is overlapped with the second conductive layer or the third conductive layer, and a fourth region which is not overlapped with the second conductive layer or the third conductive layer, and

wherein the fourth region is thinner than the third region.

9. The semiconductor device according to claim 7 , wherein each of the second conductive layer and the third conductive layer includes a conductive metal oxide.

10. The semiconductor device according to claim 7 , wherein the semiconductor device is one selected from the group consisting of a personal computer, a personal digital assistant, an electronic book, a cellular phone, a digital camera, and a television set.

11. The semiconductor device according to claim 7 , wherein an impurity concentration in the oxide semiconductor layer is lower than or equal to 5×10 17 cm −3 .

12. The semiconductor device according to claim 7 , wherein a carrier concentration in the oxide semiconductor layer is lower than or equal to 1×10 12 cm −3 .

Priority Claims (1)
JP 2009-276334 · Dec 4, 2009 · national
Continuity (5)
Continuation 15086148 · Mar 31, 2016
Continuation 14567282 · Dec 11, 2014
Continuation 14108840 · Dec 17, 2013
Division 12957441 · Dec 1, 2010
Related Publication 20170330974A1 · Nov 16, 2017
Cited By (3)
US 12,426,366 US 12,568,654 US 12,707,680