IP Library Granted Patent US 10,153,433
Granted Patent B2
US 10,153,433 · App. 15/670,986 · Granted Dec 11, 2018

Methods of forming memory cells

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,433
App. No.
15/670,986
Granted
Dec 11, 2018
Kind
B2
Abstract

Some embodiments include methods of forming memory cells. Heater structures are formed over an array of electrical nodes, and phase change material is formed across the heater structures. The phase change material is patterned into a plurality of confined structures, with the confined structures being in one-to-one correspondence with the heater structures and being spaced from one another by one or more insulative materials that entirely laterally surround each of the confined structures. Some embodiments include memory arrays having heater structures over an array of electrical nodes. Confined phase change material structures are over the heater structures and in one-to-one correspondence with the heater structures. The confined phase change material structures are spaced from one another by one or more insulative materials that entirely laterally surround each of the confined phase change material structures.

Claims (12)

1. A method of forming memory cells, comprising:

forming a plurality of heater structures over an array of electrical nodes; the array of electrical nodes having rows extending along a first direction and having columns extending along a second direction substantially orthogonal to the first direction; wordlines being under the electrical nodes and extending along the first direction;

forming a phase change material across the plurality of heater structures;

patterning the phase change material into a plurality of confined structures; the plurality of confined structures being spaced from one another by one or more insulative materials that entirely laterally surround each of the confined structures in the plurality of confined structures; each confined structure of the plurality of confined structures being associated with only a single memory cell; and

forming bitlines across the plurality of confined structures, with the bitlines extending along the second direction; and

wherein the plurality of heater structures are patterned from lines of heater material that extend along the first direction; and wherein the patterning of the phase change material into the plurality of confined structures and the patterning of the lines of heater material into the plurality of heater structures comprises forming a lattice of trenches; the trenches punching through the phase change material and the lines of heater material to simultaneously form the plurality of confined structures and the plurality of heater structures.

2. The method of claim 1 further comprising lining the lattice of trenches with an insulative material of the one or more insulative materials.

3. The method of claim 1 further comprising lining the lattice of trenches with a non-oxygen-containing insulative material of the one or more insulative materials.

4. The method of claim 1 further comprising forming additional conductive material over the bitlines.

5. The method of claim 4 further comprising patterning the additional conductive material into lines directly over and along the bitlines.

6. The method of claim 1 wherein the forming the bitlines comprises forming a bitline material over a planar surface, forming a patterned mask over the bitline material and transferring the pattern into the bitline material to form patterned bitlines.

7. The method of claim 6 wherein the forming the patterned mask comprises pitch-multiplication.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050709/0838 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0333 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 044348/0253 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 044653/0333 →