Optimizing DRAM memory based on read-to-write ratio of memory access latency

1. A computer-implemented method for controlling operations performed on a memory bank of a plurality of memory banks, the method being executed by one or more processors, and comprising:

receiving, by the one or more processors, a memory access latency value comprising a time to perform an operation with respect to the memory bank of the plurality of memory banks;

receiving, by the one or more processors, a set of operation percentages comprising an operation percentage p i for each of a plurality of operations performed on the memory bank;

determining, by the one or more processors, a probability associated with the memory access latency value using a mixture of l Weibull distributions provided as:

F

⁡

(

x

;

α

i

,

β

i

,

p

i

)

=

∑

i

=

1

l

⁢

P

i

⁢

α

i

β

i

⁢

(

x

)

α

i

-

1

⁢

e

-

1

β

i

⁢

(

x

)

α

i

where i=1, . . . , l, α i is a shape parameter for a respective Weibull distribution i, and β i is a scale parameter for the respective Weibull distribution i;

comparing, by the one or more processors, the probability to a threshold probability to provide a comparison; and

selectively executing, by the one or more processors, at least one action with respect to the memory bank based on the comparison.

2. The method of claim 1 , wherein the at least one action comprises inhibiting an operation to be performed on the memory bank in response to determining that the probability exceeds the threshold.

3. The method of claim 2 , wherein the operation comprises one of a read operation and a write operation to the memory bank.

4. The method of claim 1 , wherein l=[1, 2].

5. The method of claim 1 , wherein the set of operation percentages comprises a read operation percentage, and a write operation percentage for the memory bank.

6. The method of claim 1 , wherein the plurality of memory banks each comprise a dynamic random access memory (DRAM) bank.

7. The method of claim 1 , wherein the plurality of memory banks are provided in a main memory system of one or more computing devices.

8. A non-transitory computer-readable storage medium coupled to one or more processors and having instructions stored thereon which, when executed by the one or more processors, cause the one or more processors to perform operations for controlling operations performed on a memory bank of a plurality of memory banks, operations comprising:

receiving a memory access latency value comprising a time to perform an operation with respect to the memory bank of the plurality of memory banks;

receiving a set of operation percentages comprising an operation percentage p i for each of a plurality of operations performed on the memory bank;

determining a probability associated with the memory access latency value using a mixture of l Weibull distributions provided as:

f

⁡

(

x

;

α

i

,

β

i

,

p

i

)

=

∑

i

=

1

l

⁢

P

i

⁢

α

i

β

i

⁢

(

x

)

α

i

-

1

⁢

e

-

1

β

i

⁢

(

x

)

α

i

where i=1, . . . , l, α i is a shape parameter for a respective Weibull distribution i, and is a scale parameter for the respective Weibull distribution i;

comparing the probability to a threshold probability to provide a comparison; and

selectively executing at least one action with respect to the memory bank based on the comparison.

9. The computer-readable storage medium of claim 8 , wherein the at least one action comprises inhibiting an operation to be performed on the memory bank in response to determining that the probability exceeds the threshold.

10. The computer-readable storage medium of claim 9 , wherein the operation comprises one of a read operation and a write operation to the memory bank.

11. The computer-readable storage medium of claim 8 , wherein l=[1, 2].

12. The computer-readable storage medium of claim 8 , wherein the set of operation percentages comprises a read operation percentage, and a write operation percentage for the memory bank.

13. The computer-readable storage medium of claim 8 , wherein the plurality of memory banks each comprise a dynamic random access memory (DRAM) bank.

14. The computer-readable storage medium of claim 8 , wherein the plurality of memory banks are provided in a main memory system of one or more computing devices.

15. A system, comprising:

a computing device; and

a computer-readable storage device coupled to the computing device and having instructions stored thereon which, when executed by the computing device, cause the computing device to perform operations for controlling operations performed on a memory bank of a plurality of memory banks, operations comprising:

receiving a memory access latency value comprising a time to perform an operation with respect to the memory bank of the plurality of memory banks;

receiving a set of operation percentages comprising an operation percentage p i for each of a plurality of operations performed on the memory bank;

determining a probability associated with the memory access latency value using a mixture of l Weibull distributions provided as:

f

⁡

(

x

;

α

i

,

β

i

,

p

i

)

=

∑

i

=

1

l

⁢

P

i

⁢

α

i

β

i

⁢

(

x

)

α

i

-

1

⁢

e

-

1

β

i

⁢

(

x

)

α

i

where i=1, . . . , l, α i is a shape parameter for a respective Weibull distribution i, and β i is a scale parameter for the respective Weibull distribution i;

comparing the probability to a threshold probability to provide a comparison; and

selectively executing at least one action with respect to the memory bank based on the comparison.

16. The system of claim 15 , wherein the at least one action comprises inhibiting an operation to be performed on the memory bank in response to determining that the probability exceeds the threshold.

17. The system of claim 16 , wherein the operation comprises one of a read operation and a write operation to the memory bank.

18. The system of claim 15 , wherein l=[1, 2].

19. The system of claim 15 , wherein the set of operation percentages comprises a read operation percentage, and a write operation percentage for the memory bank.

20. The system of claim 15 , wherein the plurality of memory banks each comprise a dynamic random access memory (DRAM) bank.