IP Library Granted Patent US 10,312,388
Granted Patent B2
US 10,312,388 · App. 15/679,028 · Granted Jun 4, 2019

Method and optoelectronic structure providing polysilicon photonic devices with different optical properties in different regions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,312,388
App. No.
15/679,028
Filed
Aug 16, 2017
Granted
Jun 4, 2019
Kind
B2
Art Unit
2898
USPC
438/301
Abstract

Method and structural embodiments are described which provide an integrated structure using polysilicon material having different optical properties in different regions of the structure.

Claims (22)

1. A method of forming an integrated structure, the method comprising:

forming an optical isolation region in a substrate;

forming a first polysilicon material over the substrate and optical isolation region;

removing a portion of the first polysilicon material in a region which is over and vertically aligned with the optical isolation region;

forming a second polysilicon material in the region over and vertically aligned with the optical isolation region; and

patterning the first and second polysilicon materials to create a first photonic device and a gate of at least one transistor from the first polysilicon material, and a waveguide core from the second polysilicon material,

wherein the second polysilicon material is coplanar with the first polysilicon material and has different optical properties from the first polysilicon material.

2. A method of forming an integrated structure as in claim 1 , wherein the first and second polysilicon materials have different optical transmission properties.

3. A method of forming an integrated structure as in claim 1 , wherein the first and second polysilicon materials reside on a common physical layer of the integrated structure.

4. A method of forming an integrated structure as in claim 1 , wherein the first photonic device comprises a defect state photodetector.

5. A method of forming an integrated structure as in claim 1 , wherein the second polysilicon material comprises an amorphized and recrystallized polysilicon material.

6. A method of forming an integrated structure as in claim 1 , further comprising forming a nitride material over the waveguide core, but not over the first photonic device.

7. A method of forming an integrated structure as in claim 1 , wherein forming the second polysilicon material comprises:

forming an amorphous silicon in the first polysilicon material in a region over the optical isolation region; and

annealing the amorphous silicon to convert the amorphous silicon to a polysilicon material.

8. A method of forming an integrated structure, the method comprising:

forming an optical isolation region in a substrate;

forming a first polysilicon material over the substrate, including over a region above and vertically aligned with an optical isolation region;

implanting the region of the first polysilicon material above and vertically aligned with the optical isolation region with silicon to create an amorphous silicon region;

annealing the implanted region to create a second polysilicon material; and

patterning the first and second polysilicon materials to create a first photonic device and a gate of at least one transistor from the first polysilicon material, and a waveguide core from the second polysilicon material,

wherein the second polysilicon material is coplanar with the first polysilicon material and has different optical properties from the first polysilicon material.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050709/0838 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0333 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 044348/0253 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 044653/0333 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2017
From: MEADE, ROY; MEHTA, KARAN; MEGGED, EFRAIM; ORCUTT, JASON; POPOVIC, MILOS; RAM, RAJEEV; SHAINLINE, JEFFREY; STERNBERG, ZVI; STOJANOVIC, VLADIMIR; TEHAR-ZAHAV, OFER
To: MICRON TECHNOLOGY, INC.; MASSACHUSETTS INSTITUTE OF TECHNOLOGY
Reel/Frame 043311/0682 →