IP Library Granted Patent US 10,628,326
Granted Patent B2
US 10,628,326 · App. 15/681,619 · Granted Apr 21, 2020

Logical to physical mapping

Inventor: Jonathan M. Haswell (San Jose, CA)
Assignee: Micron Technology, Inc.
G06F12/1009G06F12/0804G06F12/0875G06F12/10G06F2212/202G06F2212/65
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,628,326
App. No.
15/681,619
Filed
Aug 21, 2017
Granted
Apr 21, 2020
Kind
B2
Examiner
DARE, RYAN A
Art Unit
2136
USPC
711/118
Abstract

The present disclosure includes apparatuses and methods for logical to physical mapping. A number of embodiments include a logical to physical (L2P) update table, a L2P table cache, and a controller. The controller may be configured to cause a list of updates to be applied to an L2P table to be stored in the L2P update table.

Claims (39)

1. An apparatus, comprising:

a volatile memory comprising a logical to physical (L2P) update table and a L2P table cache; and

a controller, wherein the controller is configured to:

cause a list of updates to be applied to an L2P table to be stored in the L2P update table;

cause an updated translation unit (TU) to be added to the L2P update table responsive to a determination that there is space in the L2P update table to receive the updated TU;

cause a region cache lookup to be performed in the L2P table cache to determine whether a particular updated TU is stored in the L2P table cache responsive to a determination that there is not space in the L2P update table to receive the particular updated TU; and

cause a region of an L2P table stored in non-volatile memory coupled to the volatile memory to be loaded into the L2P table cache responsive to a determination that the particular updated TU is not stored in the L2P table cache.

2. The apparatus of claim 1 , wherein the L2P update table and the L2P table cache comprise portions of a volatile memory coupled to the controller.

3. The apparatus of claim 1 , wherein the L2P table cache is configured to store a portion of the L2P table stored in the non-volatile memory.

4. The apparatus of claim 1 , wherein the controller is configured to cause:

data corresponding to L2P entries that have been updated to be stored in the L2P update table; and

data corresponding to L2P regions from the L2P table in the non-volatile memory to be stored in the L2P table cache to facilitate lookup and update operations of the L2P table stored in the non-volatile memory by the controller.

5. The apparatus of claim 1 , wherein the controller is further configured to cause the L2P table cache to be used as a buffer to read L2P regions from a non-volatile memory storage of the L2P table stored in the non-volatile memory.

6. The apparatus of claim 1 , wherein the controller is further configured to cause a search to be performed in the L2P table cache for a location of a data entry requested by a host responsive to a determination that the data entry is not stored in the L2P update table.

7. The apparatus of claim 1 , wherein the L2P update table comprises a plurality of hash tables, wherein each hash table among the plurality of hash tables corresponds to a particular L2P region.

8. The apparatus of claim 1 , wherein the controller is configured to cause the L2P entries stored in the L2P update table to be written using a single dynamic random access memory access command.

9. A method, comprising:

determining whether there is space in a logical to physical (L2P) update table to receive an updated translation unit (TU) resulting from a host write operation;

adding the updated TU to the L2P update table responsive to the determination that there is space in the L2P update table to receive the updated TU;

performing a region cache lookup in an L2P table cache to determine whether the updated TU is stored in the L2P table cache responsive to a determination that there is not space in the L2P update table to receive the updated TU; and

causing a region of an L2P table stored in non-volatile memory coupled to the L2P update table and the L2P table cache to be loaded into the L2P table cache responsive to a determination that the updated TU is not stored in the L2P table cache.

10. The method of claim 9 , further comprising performing a region cache lookup in a L2P table cache to determine whether the updated TU is stored in the L2P table cache responsive to determining that there is not space in the L2P update table to receive the updated TU.

11. The method of claim 10 , further comprising loading a region from a L2P table into the L2P table cache responsive to determining that the updated TU is not stored in the L2P table cache.

12. The method of claim 9 , further comprising:

loading a region from the L2P table stored in the non-volatile memory into the L2P table cache responsive to determining that the updated TU is not stored in the L2P table cache; and

updating the L2P table cache with entries loaded in the L2P update table.

13. The method of claim 12 , further comprising writing the updated L2P update table to the L2P table cache to update entries stored therein.

14. A method, comprising:

determining whether a particular entry is stored in a logical to physical (L2P) update table;

reading data associated with the particular entry in response to the determination that the particular entry is stored in the L2P update table;

adding an updated translation unit (TU) to the L2P update table responsive to a determination that there is space in the L2P update table to receive the updated TU; and

performing a region cache lookup in an L2P table cache to determine whether the updated TU is stored in the L2P table cache responsive to a determination that there is not space in the L2P update table to receive the updated TU; and

causing a region of an L2P table stored in non-volatile memory coupled to the L2P update table and the L2P table cache to be loaded into the L2P table cache responsive to a determination that the updated TU is not stored in the L2P table cache.

15. The method of claim 14 , further comprising:

determining whether the particular entry is stored in a L2P table cache in response to determining that the particular entry is not stored in the L2P update table; and

reading data associated with the particular entry in response to the determination that the particular entry is stored in the L2P table cache.

16. The method of claim 14 , wherein the particular entry has been updated within a threshold period of time.

17. The method of claim 14 , further comprising determining whether the particular entry is stored in a hash table associated with the L2P update table as part of the determination that the particular entry is stored in the L2P update table.

18. The method of claim 14 , wherein the particular entry has been updated since a last garbage collection operation was performed.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050709/0838 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0333 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 044653/0333 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 044348/0253 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2017
From: HASWELL, JONATHAN M.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 043342/0798 →
Continuity (1)
Related Publication 20190057038A1 · Feb 21, 2019
Cited By (1)
US 12,242,386