IP Library › Granted Patent US 10,549,985
Granted Patent B2
US 10,549,985 · App. 15/692,938 · Granted Feb 4, 2020

Semiconductor package with a through port for sensor applications

Inventors: Dominic Maier (Pleystein, DE); Matthias Steiert (Rosenheim, DE); Chau Fatt Chiang (Melaka, MY); Christian Geissler (Teugn, DE); Bernd Goller (Otterfing, DE); Thomas Kilger (Regenstauf, DE); Johannes Lodermeyer (Kinding, DE); Franz-Xaver Muehlbauer (Rimbach, DE); Chee Yang Ng (Johor, MY); Beng Keh See (Melaka, MY); Claus Waechter (Sinzing, DE)
Assignee: Infineon Technologies AG
B81B7/0058B81C1/00301B81B7/007B81B7/0048B81B7/0051B81B2201/02B81B2203/0163B81B2203/0315B81B2203/0353B81B2207/091B81B2207/096B81C2203/0118B81C2203/0154
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,549,985
App. No.
15/692,938
Granted
Feb 4, 2020
Kind
B2
Abstract

A semiconductor package includes a semiconductor die having a sensor structure disposed at a first side of the semiconductor die, and a first port extending through the semiconductor die from the first side to a second side of the semiconductor die opposite the first side, so as to provide a link to the outside environment. Corresponding methods of manufacture are also provided.

Claims (32)

1. A semiconductor package, comprising:

a semiconductor die having a sensor structure disposed at a first side of the semiconductor die; and

a first port extending through the semiconductor die from the first side to a second side of the semiconductor die opposite the first side, the first port providing a link between the sensor structure and the outside environment,

wherein the first port comprises a larger diameter hole extending from the second side towards the first side and terminating prior to reaching the sensor structure, and a plurality of smaller diameter holes extending from the first side towards the second side and disposed around the sensor structure,

wherein the smaller diameter holes are in open communication with the larger diameter hole in a region of the semiconductor die outside the sensor structure.

2. The semiconductor package of claim 1 , further comprising a cap/lid attached to the first side of the semiconductor die and covering the sensor structure and the smaller diameter holes.

3. The semiconductor package of claim 1 , further comprising a substrate to which the semiconductor die is attached at the second side, wherein the substrate has an opening at least partly aligned with the first port.

4. The semiconductor package of claim 1 , further comprising:

a cap/lid attached to the first side of the semiconductor die and covering the sensor structure; and

a mold compound encapsulating the cap/lid and the first side of the semiconductor die.

5. The semiconductor package of claim 4 , further comprising:

a substrate attached to the mold compound; and

electrical conductors extending from the first side of the semiconductor die to the substrate through the mold compound.

6. The semiconductor package of claim 4 , further comprising a leadframe attached to the second side of the semiconductor die, wherein the leadframe has an opening at least partly aligned with the first port.

7. The semiconductor package of claim 4 , further comprising:

a substrate attached to the second side of the semiconductor die;

a second port extending through the semiconductor die from the first side to the second side outside the sensor structure; and

an opening in the mold compound which extends to the first side of the semiconductor die and is at least partly aligned with the second port,

wherein the second port is in open communication with the first port.

8. The semiconductor package of claim 4 , further comprising through-mold interconnects which extend through the mold compound and connect bond pads of the semiconductor die to a redistribution layer on the mold compound.

9. The semiconductor package of claim 8 , wherein the mold compound and the through-mold interconnects terminate at the same planarized level at a side of the mold compound facing away from the semiconductor die.

10. The semiconductor package of claim 1 , wherein the sensor structure is a MEMS sensor structure.

11. The semiconductor package of claim 1 , further comprising:

an interposer attached to the first side of the semiconductor die and covering the sensor structure; and

a mold compound encapsulating the interposer and the first side of the semiconductor die.

12. The semiconductor package of claim 11 , further comprising a redistribution layer on the mold compound and the interposer, wherein the interposer provides electrical connections between the semiconductor die and the redistribution layer.

13. The semiconductor package of claim 12 , wherein the mold compound and the interposer terminate at the same planarized level at a side of the mold compound facing away from the semiconductor die.

14. A semiconductor package, comprising:

a semiconductor die having a sensor structure disposed at a first side of the semiconductor die; and

a plurality of separate trenches extending through the semiconductor die from the first side to a second side of the semiconductor die opposite the first side, the plurality of separate trenches forming spring structures around the sensor structure which decouple the sensor structure from mechanical stresses,

wherein the plurality of separate trenches provides a link between the sensor structure and the outside environment.

15. The semiconductor package of claim 14 , wherein the sensor structure is a MEMS sensor structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2019
From: MAIER, DOMINIC; STEIERT, MATTHIAS; CHIANG, CHAU FATT; GEISSLER, CHRISTIAN; GOLLER, BERND; KILGER, THOMAS; LODERMEYER, JOHANNES; MUEHLBAUER, FRANZ-XAVER; NG, CHEE YANG; SEE, BENG KEH; WAECHTER, CLAUS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 050588/0689 →
Continuity (2)
Provisional Application 62426412 · Nov 25, 2016
Related Publication 20180148322A1 · May 31, 2018
Cited By (1)
US 12,665,385