IP Library Granted Patent US 10,637,648
Granted Patent B2
US 10,637,648 · App. 15/693,144 · Granted Apr 28, 2020

Storage device hash production

Inventor: Lance W. Dover (Fair Oaks, CA)
Assignee: Micron Technology, Inc.
H04L9/0643G06F21/64H04L9/0819H04L9/0838H04L9/0894H04L9/3236H04L9/3239H04L9/3242
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,637,648
App. No.
15/693,144
Granted
Apr 28, 2020
Kind
B2
Abstract

System and techniques for storage device hash production are described herein. A data transmission received at an interface of the storage device is decoded. Here, the data transmission includes a command corresponding to a hash operation, a set of input identifications, and an output identification. Members of the set of input identifications are marshalled to produce an input set. A hash engine of the storage device is invoked on the input set to produce a hash product. The hash product is stored in a portion of the storage device corresponding to the output identification.

Claims (46)

1. A storage device including hash production components, the storage device comprising:

a hash engine;

an interface used to read and write storage data and is standard for storage devices that differ from the storage device by omitting the hash engine;

a decoder to:

parse a first command, a set of input identifications, and an output identification from a first data transmission and received at the interface from an external entity, wherein the set of input identifications and the output identification correspond to addresses for data in the storage device which can be accessed by the external entity using standard read or write operations to the storage device; and

parse a second command and an address from a second data transmission, the second command being a standard read command for the storage device the address corresponding to the output identification; and

a controller to:

collect members of the set of input identifications to produce an input set in response to receipt of the first command;

instruct the hash engine to produce a hash product from the input set;

write the hash product in a portion of the storage device corresponding to the output identification; and

transmit, in response to receipt of the second command, the hash product from the portion of the storage device corresponding to the address.

2. The storage device of claim 1 , wherein the set of input identifications define an address range of a second portion of the storage device.

3. The storage device of claim 2 , wherein two members of the set of input identifications define the address range.

4. The storage device of claim 1 , wherein the storage device is block addressable.

5. The storage device of claim 1 , wherein a member of the set of input identifications identifies a portion of the first data transmission.

6. The storage device of claim 5 , wherein the portion of the first data transmission is identified by a field.

7. The storage device of claim 5 , wherein the portion of the first data transmission is identified by an offset.

8. The storage device of claim 7 , wherein the portion of the first data transmission is also identified by a length.

9. The storage device of claim 1 , wherein a member of the set of input identifications identifies a secret of the storage device.

10. The storage device of claim 9 , wherein the secret is a current session key of the storage device.

11. The storage device of claim 1 , wherein the hash product is a keyed-hash message authentication code (HMAC).

12. The storage device of claim 11 , wherein a subset of the set of input identifications identify a secret, wherein the secret is used as a key for the HMAC.

13. The storage device of claim 1 , wherein the hash engine implements a cryptographic hash.

14. The storage device of claim 13 , wherein the cryptographic hash is a secure hash algorithm (SHA).

15. The storage device of claim 14 , wherein the hash engine produces a two hundred and fifty-six bit hash.

16. At least one non-transitory machine readable medium including instructions for storage device hash production, the instructions, when executed by processing circuitry, cause the processing circuitry to perform operations comprising:

decoding a first data transmission received at an interface of the storage device from an external entity, the first data transmission including a first command, a set of input identifications, and an output identification, the command corresponding to a hash operation, the interface used to read and write storage data and is standard for storage devices that differ from the storage device by omitting a hash engine, the set of input identifications and the output identification correspond to addresses for data in the storage device which can be accessed by the external entity using standard read or write operations to the storage device;

marshalling members of the set of input identifications to produce an input set in response to decoding the first command;

invoking the hash engine of the storage device on the input set to produce a hash product;

storing the hash product in a portion of the storage device corresponding to the output identification;

decoding a second data transmission received at the interface from the external entity, the second data transmission including a second command and an address, the second command being a standard read command for the storage device, the address corresponding to the output identification; and

transmitting, in response to decoding the second command, the hash product from the portion of the storage device corresponding to the address.

17. The at least one machine readable medium of claim 16 , wherein the set of input identifications define an address range of a second portion of the storage device.

18. The at least one machine readable medium of claim 17 , wherein two members of the set of input identifications define the address range.

19. The at least one machine readable medium of claim 16 , wherein the storage device is block addressable.

20. The at least one machine readable medium of claim 16 , wherein a member of the set of input identifications identifies a portion of the first data transmission.

21. The at least one machine readable medium of claim 20 , wherein the portion of the first data transmission is identified by a field.

22. The at least one machine readable medium of claim 20 , wherein the portion of the first data transmission is identified by an offset.

23. The at least one machine readable medium of claim 22 , wherein the portion of the first data transmission is also identified by a length.

24. The at least one machine readable medium of claim 16 , wherein a member of the set of input identifications identifies a secret of the storage device.

25. The at least one machine readable medium of claim 24 , wherein the secret is a current session key of the storage device.

26. The at least one machine readable medium of claim 16 , wherein the hash product is a keyed-hash message authentication code (HMAC).

27. The at least one machine readable medium of claim 26 , wherein a subset of the set of input identifications identify a secret, wherein the secret is used as a key for the HMAC.

28. The at least one machine readable medium of claim 16 , wherein the hash engine implements a cryptographic hash.

29. The at least one machine readable medium of claim 28 , wherein the cryptographic hash is a secure hash algorithm (SHA).

30. The at least one machine readable medium of claim 29 , wherein the hash engine produces a two hundred and fifty-six bit hash.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050709/0838 →
RELEASE OF SECURITY INTEREST Recorded Jul 20, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046597/0333 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2018
From: DOVER, LANCE W
To: MICRON TECHNOLOGY, INC.
Reel/Frame 045358/0837 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 044348/0253 →
SUPPLEMENT NO. 6 TO PATENT SECURITY AGREEMENT Recorded Nov 1, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 044653/0333 →