IP Library › Granted Patent US 10,481,218
Granted Patent B2
US 10,481,218 · App. 15/695,109 · Granted Nov 19, 2019

Providing information about a target object in a formatted output signal

Inventors: Seth Prentice (Epping, NH); Michael Finneman (Lebanon, NH)
Assignee: Allegro MicroSystems, LLC
G01R33/07H03K5/08H03K7/08G08B25/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,481,218
App. No.
15/695,109
Granted
Nov 19, 2019
Kind
B2
Abstract

In one aspect, an integrated circuit (IC) includes a sensor. The sensor includes a processor configured to provide speed and/or direction of a target object based on the speed of the target object; monitor for a diagnostic fault; provide information if the diagnostic fault is detected; monitor for critical faults; and provide information if a critical fault is detected and the sensor recovers from the critical fault.

Claims (81)

1. An integrated circuit (IC) comprising:

a sensor comprising a processor configured to:

provide speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

provide the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitor for a diagnostic fault;

provide a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitor for a critical fault; and

provide the information bits in response to the critical fault being detected and in response to the sensor recovering from the critical fault,

wherein the processor configured to provide the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises the processor configured to finish providing the speed information before providing the diagnostic flag and the information bits in response to the diagnostic fault occurring during transmission of the speed information.

2. The IC of claim 1 , wherein the processor configured to provide the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed comprises the processor configured to provide the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed and less than a second predetermined speed.

3. The IC of claim 2 , wherein the first predetermined speed is 1 kHz and the second predetermined speed is 10 kHz.

4. The IC of claim 1 , wherein the information bits comprise diagnostic bits, system integrity bits and a parity bit.

5. The IC of claim 1 , wherein the information bits comprise at least one of a diagnostic bit, a system integrity bit or a parity bit.

6. The IC of claim 1 , wherein the processor configured to provide the speed information of the target object in response to the speed of the target object being greater than the first predetermined value comprises providing the speed information without providing the direction information.

7. The IC of claim 1 , wherein the processor comprises a magnetic field sensing element.

8. The IC of claim 7 , wherein the magnetic field sensing element comprises a Hall effect element, a magnetoresistance element or a magnetotransistor.

9. The IC of claim 8 , wherein the magnetoresistance element comprises a giant magnetoresistance (GMR) element, an anisotropic magnetoresistance element (AMR), a tunneling magnetoresistance (TMR) element or a magnetic tunnel junction (MTJ).

10. An integrated circuit (IC) comprising:

a sensor comprising a processor configured to:

provide speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

provide the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitor for a diagnostic fault;

provide a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitor for a critical fault; and

provide the information bits in response to the critical fault being detected and in response to the sensor recovering from the critical fault,

wherein the processor configured to provide the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises

the processor configured to finish providing the speed information and the direction information before providing the diagnostic flag and the information bits in response to the diagnostic fault occurring during transmission of speed information and the direction information.

11. The IC of claim 10 , wherein the processor configured to provide the speed information of the target object in response to the speed of the target object being greater than the first predetermined value comprises providing the speed information without providing the direction information.

12. The IC of claim 10 , wherein the processor configured to provide the speed information of the target object in response to the speed of the target being greater than the first predetermined speed comprises the processor configured to provide the speed information of the target in response to the speed of the target object being greater than the first predetermined speed and less than a second predetermined speed.

13. The IC of claim 12 , wherein the first predetermined speed is 1 kHz and the second predetermined speed is 10 kHz.

14. The IC of claim 10 , wherein the information bits comprise diagnostic bits, system integrity bits and a parity bit.

15. The IC of claim 10 , wherein the information bits comprise at least one of a diagnostic bit, a system integrity bit or a parity bit.

16. The IC of claim 10 , wherein the processor comprises a magnetic field sensing element.

17. The IC of claim 16 , wherein the magnetic field sensing element comprises a Hall effect element, a magnetoresistance element or a magnetotransistor.

18. The IC of claim 17 , wherein the magnetoresistance element comprises a giant magnetoresistance (GMR) element, an anisotropic magnetoresistance element (AMR), a tunneling magnetoresistance (TMR) element or a magnetic tunnel junction (MTJ).

19. A method comprising:

providing speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

providing the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitoring for a diagnostic fault;

providing a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitoring for a critical fault; and

providing a critical flag and the information bits in response to the critical fault being detected and in response to a sensor recovering from the critical fault,

wherein providing the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises finishing providing the speed information before providing the diagnostic flag and the information bits in response to the diagnostic occurring during transmission of speed information.

20. The method of claim 19 , wherein providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed comprises providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed and less than a second predetermined speed.

21. The method of claim 20 , wherein the first predetermined speed is 1 kHz and the second predetermined speed is 10 kHz.

22. The method of claim 19 , wherein the information bits comprise diagnostic bits, system integrity bits and a parity bit.

23. The method of claim 19 , wherein the information bits comprise at least one of a diagnostic bit, a system integrity bit or a parity bit.

24. The method of claim 19 , providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined value comprises providing the speed information without providing the direction information.

25. A method comprising:

providing speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

providing the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitoring for a diagnostic fault;

providing a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitoring for a critical fault; and

providing a critical flag and the information bits in response to the critical fault being detected and in response to a sensor recovering from the critical fault,

wherein providing the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises

finishing providing the speed information and the direction information before providing the diagnostic flag and the information bits in response to if the diagnostic fault occurring during transmission of speed information and the direction information.

26. The method of claim 25 , providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined value comprises providing the speed information without providing the direction information.

27. The method of claim 25 , wherein providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed comprises providing the speed information of the target object in response to the speed of the target object being greater than the first predetermined speed and less than a second predetermined speed.

28. The method of claim 27 , wherein the first predetermined speed is 1 kHz and the second predetermined speed is 10 kHz.

29. The method of claim 25 , wherein the information bits comprise diagnostic bits, system integrity bits and a parity bit.

30. An integrated circuit (IC) comprising:

a sensor comprising a means to:

provide speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

provide the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitor for a diagnostic fault;

provide a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitor for a critical fault; and

provide the information bits in response to the critical fault being detected and in response to the sensor recovering from the critical fault,

wherein the means to provide the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises the means to finish providing the speed information before providing the diagnostic flag and the information bits in response to the diagnostic fault occurring during transmission of the speed information.

31. The IC of claim 30 , wherein the sensor comprises a giant magnetoresistance (GMR) element, an anisotropic magnetoresistance element (AMR), a tunneling magnetoresistance (TMR) element, a magnetic tunnel junction (MTJ) or a Hall effect element.

32. An integrated circuit (IC) comprising:

a sensor comprising a means to:

provide speed information of a target object in response to a speed of the target object being greater than a first predetermined value;

provide the speed information and direction information of the target object in response to the speed being below the first predetermined value;

monitor for a diagnostic fault;

provide a diagnostic flag and information bits in response to the diagnostic fault being detected;

monitor for a critical fault; and

provide the information bits in response to the critical fault being detected and in response to the sensor recovering from the critical fault,

wherein providing the diagnostic flag and the information bits in response to the diagnostic fault being detected comprises finishing providing the speed information and the direction information before providing the diagnostic flag and the information bits in response to the diagnostic fault occurring during transmission of speed information and the direction information.

33. The IC of claim 32 , wherein the sensor comprises a giant magnetoresistance (GMR) element, an anisotropic magnetoresistance element (AMR), a tunneling magnetoresistance (TMR) element, a magnetic tunnel junction (MTJ) or a Hall effect element.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS AT REEL 053957/FRAME 0874 Recorded Nov 1, 2023
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 065420/0572 →
RELEASE OF SECURITY INTEREST IN PATENTS (R/F 053957/0620) Recorded Jun 22, 2023
From: MIZUHO BANK, LTD., AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 064068/0360 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2023
From: ALLEGRO MICROSYSTEMS, LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS THE COLLATERAL AGENT
Reel/Frame 064068/0459 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: MIZUHO BANK LTD., AS COLLATERAL AGENT
Reel/Frame 053957/0620 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 053957/0874 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 6, 2017
From: PRENTICE, SETH; FINNEMAN, MICHAEL
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 043495/0632 →
Continuity (2)
Provisional Application 62384781 · Sep 8, 2016
Related Publication 20180067174A1 · Mar 8, 2018
Cited By (5)
US 12,266,603 US 12,332,273 US 12,348,243 US 12,449,279 US 12,665,613