IP Library Granted Patent US 10,444,278
Granted Patent B2
US 10,444,278 · App. 15/703,351 · Granted Oct 15, 2019

Testing system and method

Inventors: Benjamin Brown (Palo Alto, CA); Niraj Rangwala (San Jose, CA); David McConnell (Oakland, CA); Peter Ho (Union City, CA); Howard Maassen (Milpitas, CA)
Assignee: Xcerra Corporation
G01R31/2834G01R1/07378G01R1/07385G01R19/25G01R31/31924
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,444,278
App. No.
15/703,351
Granted
Oct 15, 2019
Kind
B2
Abstract

A method, computer program product, computing system, and an automated test platform for testing at least one device under test includes a test head configured to receive the at least one device under test. A processing system is configured to: provide a voltage signal having a plurality of voltages to the at least one device under test, monitor a current flow into the at least one device under test during each of the plurality of voltages, thus generating a plurality of monitored current values that correspond to the plurality of voltages, and determine if one or more of the plurality of monitored current values exceeds one or more of a plurality of current thresholds.

Claims (40)

1. An automated test platform for testing at least one device under test, the automated test platform comprising:

a test head configured to receive the at least one device under test;

a processing system configured to:

provide a voltage signal having a plurality of voltages to the at least one device under test,

monitor a current flow into the at least one device under test during each of the plurality of voltages, thus generating a plurality of monitored current values that correspond to the plurality of voltages, and

determine if one or more of the plurality of monitored current values exceeds one or more of a plurality of current thresholds.

2. The automated test platform of claim 1 further comprising:

an interconnection platform configured to couple the processing system and the test head.

3. The automated test platform of claim 1 further comprising:

an adapter board configured to couple the at least one device under test to the test head.

4. The automated test platform of claim 3 wherein the at least one device under test includes a plurality of devices under test.

5. The automated test platform of claim 4 wherein the adapter board is configured to couple the plurality of devices under test to the test head.

6. The automated test platform of claim 1 further comprising:

a switching system associated with the at least one device under test.

7. The automated test platform of claim 6 wherein the switching system is configured to selectively disconnect the voltage signal having the plurality of voltages from the at least one device under test.

8. The automated test platform of claim 7 wherein the processing system is further configured to:

if one or more of the plurality of monitored current values exceeds one or more of the plurality of current thresholds, disconnect the voltage signal having the plurality of voltages from the at least one device under test.

9. The automated test platform of claim 6 wherein the switching system includes one or more of:

at least one mechanical switch assembly; and

at least one solid state switch assembly.

10. The automated test platform of claim 1 wherein the voltage signal having the plurality of voltages is a temporally-defined voltage signal having a plurality of voltages, wherein an amplitude and a duration are defined for each of the plurality of voltages.

11. The automated test platform of claim 10 wherein the plurality of monitored current values is temporally aligned with the temporally-defined voltage signal.

12. A computer-implemented method, executed on a computing device, the computer-implemented method comprising:

providing a voltage signal having a plurality of voltages to the at least one device under test;

monitoring a current flow into the at least one device under test during each of the plurality of voltages, thus generating a plurality of monitored current values that correspond to the plurality of voltages; and

determining if one or more of the plurality of monitored current values exceeds one or more of a plurality of current thresholds.

13. The computer-implemented method of claim 12 wherein the voltage signal having the plurality of voltages is a temporally-defined voltage signal having a plurality of voltages, wherein an amplitude and a duration are defined for each of the plurality of voltages.

14. The computer-implemented method of claim 13 wherein the plurality of monitored current values is temporally aligned with the temporally-defined voltage signal.

15. A computing system including a processor and memory configured to perform operations comprising:

providing a voltage signal having a plurality of voltages to the at least one device under test;

monitoring a current flow into the at least one device under test during each of the plurality of voltages, thus generating a plurality of monitored current values that correspond to the plurality of voltages; and

determining if one or more of the plurality of monitored current values exceeds one or more of a plurality of current thresholds.

16. The computing system of claim 15 wherein the voltage signal having the plurality of voltages is a temporally-defined voltage signal having a plurality of voltages, wherein an amplitude and a duration are defined for each of the plurality of voltages.

17. The computing system of claim 16 wherein the plurality of monitored current values is temporally aligned with the temporally-defined voltage signal.

18. A computer program product residing on a computer readable storage medium having a plurality of instructions stored thereon which, when executed across one or more processors, causes at least a portion of the one or more processors to perform operations comprising:

providing a voltage signal having a plurality of voltages to the at least one device under test;

monitoring a current flow into the at least one device under test during each of the plurality of voltages, thus generating a plurality of monitored current values that correspond to the plurality of voltages; and

determining if one or more of the plurality of monitored current values exceeds one or more of a plurality of current thresholds.

19. The computer program product of claim 18 wherein the voltage signal having the plurality of voltages is a temporally-defined voltage signal having a plurality of voltages, wherein an amplitude and a duration are defined for each of the plurality of voltages.

20. The computer program product of claim 19 wherein the plurality of monitored current values is temporally aligned with the temporally-defined voltage signal.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 047185, FRAME 0624 Recorded Mar 7, 2024
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS AGENT
To: XCERRA CORPORATION
Reel/Frame 066762/0811 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT STATEMENT THAT THIS DOCUMENT SERVES AS AN OATH/DECLARATION PREVIOUSLY RECORDED ON REEL 047185 FRAME 0628. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT SECURITY AGREEMENT. Recorded Nov 28, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047675/0354 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2018
From: BROWN, BENJAMIN; RANGWALA, NIRAJ; MCCONNELL, DAVID; HO, PETER; MAASSEN, HOWARD
To: XCERRA CORPORATION
Reel/Frame 047563/0693 →
PATENT SECURITY AGREEMENT Recorded Oct 2, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047185/0624 →
Continuity (2)
Provisional Application 62395806 · Sep 16, 2016
Related Publication 20180080979A1 · Mar 22, 2018