IP Library › Granted Patent US 10,396,823
Granted Patent B2
US 10,396,823 · App. 15/703,822 · Granted Aug 27, 2019

Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 2/15 and 64-symbol mapping, and bit interleaving method using same

Inventors: Sung-Ik Park (Daejeon, KR); Sun-Hyoung Kwon (Daejeon, KR); Bo-Mi Lim (Daejeon, KR); Jae-Young Lee (Daejeon, KR); Heung-Mook Kim (Daejeon, KR); Nam-Ho Hur (Sejong, KR)
Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
H03M13/2767H03M13/1165H03M13/255H03M13/2778H03M13/2792H04L1/0057H04L1/0071H04L2001/0093
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,396,823
App. No.
15/703,822
Granted
Aug 27, 2019
Kind
B2
Abstract

A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 16200 and a code rate of 2/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 64-symbol mapping.

Claims (15)

1. A bit interleaving method, comprising:

storing a low-density parity check (LDPC) codeword having a length of 16200 and a code rate of 2/15;

generating an interleaved codeword by interleaving the LDPC codeword on a bit group basis, the size of the bit group corresponding to a parallel factor of the LDPC codeword; and

outputting the interleaved codeword,

wherein the interleaving is performed using the following equation using a permutation order:

X j =X π(j) 0 ≤j<N group

where X π(j) is a π(j)th bit group, Y j is an interleaved j-th bit group, N group is the number of bit groups, and π(j) is the permutation order for the bit group-based interleaving,

wherein the permutation order corresponds to an interleaving sequence represented by the following interleaving sequence:

{7 11 4 38 19 25 2 43 15 26 18 14 9 29 44 32 0 5 35 10 1 12 6 36 21 33 37 34 3 31 20 16 40 23 41 22 30 39 13 24 17 42 28 8 27}, and

wherein the interleaving sequence is for a case where 64-symbol mapping is employed and the interleaved codeword interleaved by the interleaving sequence distributes burst errors occurring in a physical channel for a transmission signal corresponding to the interleaved codeword, the transmission signal being transmitted over the physical channel to a reception device.

2. The bit interleaving method of claim 1 , wherein the 64-symbol mapping is a Non-Uniform Constellation (NUC) symbol mapping which corresponds to 64 constellations.

3. The bit interleaving method of claim 2 , wherein the parallel factor is 360, and the bit group includes 360 bits.

4. The bit interleaving method of claim 3 , wherein the LDPC codeword is represented by (u 0 , u 1 , . . . , u N ldpc −1 ) (where N ldpc is 16200), and is divided into 45 bit groups each including 360 bits, as in the following equation:

X j ={u k |360× j≤ 360×( j+ 1),0≤ k<N ldpc } for 0 j<N group

wherein X j is an j-th bit group, N ldpc is 16200, and N group is 45.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2017
From: PARK, SUNG-IK; KWON, SUN-HYOUNG; LIM, BO-MI; LEE, JAE-YOUNG; KIM, HEUNG-MOOK; HUR, NAM-HO
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 043912/0358 →
Priority Claims (1)
KR 10-2015-0012877 · Jan 27, 2015 · national
Continuity (2)
Continuation 14718013 · May 20, 2015
Related Publication 20180019764A1 · Jan 18, 2018