IP Library › Granted Patent US 10,498,307
Granted Patent B2
US 10,498,307 · App. 15/705,035 · Granted Dec 3, 2019

Integrated device comprising a capacitor and inductor structure comprising a shared interconnect for a capacitor and an inductor

Inventors: Mario Francisco Velez (San Diego, CA); Niranjan Sunil Mudakatte (San Diego, CA); Jonghae Kim (San Diego, CA); Changhan Hobie Yun (San Diego, CA); David Francis Berdy (San Diego, CA); Shiqun Gu (San Diego, CA); Chengjie Zuo (San Diego, CA)
Assignee: QUALCOMM Incorporated
H03H7/0115H01L23/5223H01L23/5227H01L23/5283H01L23/53257H01L27/016H01L28/10H01L28/60H03H3/00H01L21/3212H01L21/7684H01L21/76802H01L21/76843H01L21/76871H01L21/76877H03H2001/0085
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,498,307
App. No.
15/705,035
Granted
Dec 3, 2019
Kind
B2
Abstract

An integrated device that includes a substrate, a first interconnect over the substrate and a second interconnect comprising a first portion and a second portion. The integrated device further comprising a first dielectric layer between the first interconnect and the first portion of the second interconnect such that the first interconnect vertically overlaps with the first dielectric layer and the first portion of the second interconnect. The integrated device also includes a second dielectric layer formed over the substrate. The first interconnect, the first dielectric layer and the first portion of the second interconnect are configured to operate as a capacitor. The first portion and the second portion of the second interconnect are configured to operate as an inductor.

Claims (70)

1. An integrated device comprising:

a substrate;

a first interconnect over the substrate;

a second interconnect comprising a first portion and a second portion;

a first dielectric layer between the first interconnect and the first portion of the second interconnect such that the first interconnect vertically overlaps with the first dielectric layer and the first portion of the second interconnect, wherein the first dielectric layer comprises a first dielectric constant; and

a second dielectric layer formed over the substrate,

wherein the second dielectric layer comprises a second dielectric constant that is different than the first dielectric constant, and

wherein the second dielectric layer laterally surrounds at least part of the first dielectric layer,

wherein the first interconnect, the first dielectric layer and the first portion of the second interconnect are configured to operate as a capacitor, and

wherein the first portion and the second portion of the second interconnect are configured to operate as an inductor.

2. The integrated device of claim 1 , further comprising an adhesion layer between the first interconnect and the first dielectric layer.

3. The integrated device of claim 2 , wherein the adhesion layer comprises titanium.

4. The integrated device of claim 1 , wherein the second interconnect comprises a seed layer such that the seed layer is coupled to the first dielectric layer.

5. The integrated device of claim 1 , wherein the first interconnect comprises a thickness in a range of about 1-3 micrometers (μm).

6. The integrated device of claim 1 , wherein the integrated device is incorporated into a device selected from a group consisting of a music player, a video player, an entertainment unit, a navigation device, a communications device, a mobile device, a mobile phone, a smartphone, a personal digital assistant, a fixed location terminal, a tablet computer, a computer, a wearable device, a laptop computer, a server, and a device in an automotive vehicle.

7. The integrated device of claim 1 ,

wherein the first dielectric constant comprises a value in a range of about 10-60, and

wherein the second dielectric constant comprises a value in a range of about 1-10.

8. The integrated device of claim 1 , further comprising:

another first interconnect formed on a same metal layer as the first interconnect;

a first portion of another second interconnect, wherein the other second interconnect is formed on a same metal layer as the second interconnect; and

another first dielectric layer located between the other first interconnect and the first portion of the other second interconnect such that the other first interconnect vertically overlaps with the other first dielectric layer and the first portion of the other second interconnect,

wherein the other first interconnect, the other first dielectric layer, and the first portion of the other second interconnect are configured to operate as another capacitor.

9. An integrated device comprising:

a substrate;

a first interconnect over the substrate;

a second interconnect comprising a first portion and a second portion;

a first dielectric layer between the first interconnect and the first portion of the second interconnect such that the first interconnect vertically overlaps with the first dielectric layer and the first portion of the second interconnect; and

a second dielectric layer formed over the substrate,

wherein the first interconnect, the first dielectric layer and the first portion of the second interconnect are configured to operate as a capacitor,

wherein the first portion and the second portion of the second interconnect are configured to operate as an inductor,

wherein the first interconnect of the capacitor comprises a thickness in a range of about 1-3 micrometers (μtm),

wherein the first dielectric layer of the capacitor comprises a thickness in a range of about 0.1-0.4 micrometers (μm), and

wherein the first portion of the second interconnect of the capacitor comprises a thickness in a range of about 7-20 micrometers (μm).

10. The integrated device of claim 9 , wherein the first portion of the second interconnect includes copper.

11. An apparatus comprising:

a substrate;

means for capacitance comprising a first interconnect, a first dielectric layer, and a first portion of a second interconnect, wherein the first dielectric layer is between the first interconnect and the first portion of the second interconnect such that the first interconnect vertically overlaps with the first dielectric layer and the first portion of the second interconnect, wherein the first dielectric layer comprises a first dielectric constant;

means for inductance comprising the first portion of the second interconnect, and a second portion of the second interconnect; and

a second dielectric layer formed over the substrate,

wherein the second dielectric layer comprises a second dielectric constant that is different than the first dielectric constant, and

wherein the second dielectric layer laterally surrounds at least part of the first dielectric layer.

12. The apparatus of claim 11 , wherein the means for capacitance comprises an adhesion layer between the first interconnect and the first dielectric layer.

13. The apparatus of claim 12 , wherein the adhesion layer comprises titanium.

14. The apparatus of claim 11 , wherein the second interconnect comprises a seed layer such that the seed layer is coupled to the first dielectric layer.

15. The apparatus of claim 11 , wherein the first interconnect comprises a thickness in a range of about 1-3 micrometers (μm).

16. The apparatus of claim 11 , wherein the apparatus is incorporated into a device selected from a group consisting of a music player, a video player, an entertainment unit, a navigation device, a communications device, a mobile device, a mobile phone, a smartphone, a personal digital assistant, a fixed location terminal, a tablet computer, a computer, a wearable device, a laptop computer, a server, and a device in an automotive vehicle.

17. The apparatus of claim 11 , further comprising second means for capacitance, the second means for capacitance comprising:

another first interconnect formed on a same metal layer as the first interconnect;

a first portion of another second interconnect, wherein the other second interconnect is formed on a same metal layer as the second interconnect; and

another first dielectric layer located between the other first interconnect and the first portion of the other second interconnect such that the other first interconnect vertically overlaps with the other first dielectric layer and the first portion of the other second interconnect.

18. The apparatus of claim 11 , wherein the first interconnect comprises a thickness in a range of about 1-3 micrometers (μm), the first dielectric layer comprises a thickness in a range of about 0.1-0.4 micrometers (μm), and the first portion of the second interconnect comprises a thickness in a range of about 7-20 micrometers (μm).

19. The apparatus of claim 11 , wherein the combination of the means for capacitance and the means for inductance is configured to operate as a means for low pass filtering.

20. A method for fabricating an integrated device, comprising:

providing a substrate;

forming a first interconnect over the substrate;

forming a second interconnect comprising a first portion and a second portion;

providing a first dielectric layer between the first interconnect and the first portion of the second interconnect such that the first interconnect vertically overlaps with the first dielectric layer and the first portion of the second interconnect; and

providing a second dielectric layer over the substrate,

wherein the first interconnect, the first dielectric layer and the first portion of the second interconnect are configured to operate as a capacitor,

wherein the first portion and the second portion of the second interconnect are configured to operate as an inductor,

wherein the first interconnect of the capacitor comprises a thickness in a range of about 1-3 micrometers (μm),

wherein the first dielectric layer of the capacitor comprises a thickness in a range of about 0.1-0.4 micrometers (μm), and

wherein the first portion of the second interconnect of the capacitor comprises a thickness in a range of about 7-20 micrometers (μm).

21. The method of claim 20 ,

wherein the first dielectric layer comprises a first dielectric constant having a value in a range of about 10-60, and

wherein the second dielectric layer comprises a second dielectric constant having a value in a range of about 1-10.

22. The method of claim 20 , further comprising providing an adhesion layer between the first interconnect and the first dielectric layer.

23. The method of claim 22 , wherein the adhesion layer comprises titanium.

24. The method of claim 20 , wherein forming the second interconnect comprises providing a seed layer such that the seed layer is coupled to the first dielectric layer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT EXECUTED DATES OF 2ND, 3RD AND 4TH INVENTORS PREVIOUSLY RECORDED ON REEL 046003 FRAME 0186. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 18, 2018
From: VELEZ, MARIO FRANCISCO; MUDAKATTE, NIRANJAN SUNIL; KIM, JONGHAE; YUN, CHANGHAN HOBIE; BERDY, DAVID FRANCIS; GU, SHIQUN; ZUO, CHENGJIE
To: QUALCOMM INCORPORATED
Reel/Frame 046379/0493 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2018
From: VELEZ, MARIO FRANCISCO; MUDAKATTE, NIRANJAN SUNIL; KIM, JONGHAE; YUN, CHANGHAN HOBIE; BERDY, DAVID FRANCIS; GU, SHIQUN; ZUO, CHENGJIE
To: QUALCOMM INCORPORATED
Reel/Frame 046003/0186 →
Continuity (1)
Related Publication 20190081607A1 · Mar 14, 2019
Cited By (2)
US 12,520,483 US 12,712,010