Semiconductor structure and manufacturing method thereof
The present disclosure provides a semiconductor structure having a semiconductor layer; a gate with a conductive portion and a sidewall spacer; an interlayer dielectric (ILD) surrounding the sidewall spacer; and a nitrogen-containing protection layer, positioning at least on the top surface of the conductive portion of the gate. A top surface of the conductive portion and a top surface of the sidewall spacer are substantially coplanar. The nitrogen-containing protection layer is not covering the sidewall surface of the sidewall spacer. The present disclosure provides a method for manufacturing a semiconductor structure. The method includes forming a metal gate structure having a conductive portion and a sidewall spacer surrounded by a first ILD; forming a protection layer over the metal gate structure, and the protection layer is formed to cover at least the conductive portion of the metal gate structure; and forming a second ILD over the metal gate structure.
1. A semiconductor structure, comprising:
a semiconductor layer;
a first gate comprising a conductive portion and first sidewall spacers, wherein a top surface of the conductive portion and a top surface of the first sidewall spacers are substantially coplanar, and the first gate is positioned over the semiconductor layer;
a second gate adjacent to the first gate, the second gate comprising second sidewall spacers;
a first interlayer dielectric (ILD) surrounding the first gate and the second gate, contacting the first sidewall spacers and the second sidewall spacers;
a protection layer, positioning on the top surface of the conductive portion and the top surface of the first sidewall spacers, a bottom surface of the protection layer is coplanar with and in contact with a top surface of the first ILD, and the protection layer comprising a tapered sidewall; and
a conductive plug, wherein a first portion of the conductive plug is below a coverage of a vertical projection area of the protection layer and in direct contact with the first sidewall spacer of the first gate.
2. The semiconductor structure in claim 1 , wherein the protection layer comprises at least one of sulfur nitride, silicon nitride, silicon oxynitride, silicon carbonitride, or combinations thereof.
3. The semiconductor structure in claim 1 , wherein the conductive plug is in direct contact with the tapered sidewall of the protection layer.
4. The semiconductor structure in claim 1 , wherein the protection layer and the first sidewall spacers are made of same materials.
5. The semiconductor structure in claim 1 , wherein the protection layer comprises a first surface contacting the top surface of the conductive portion and the top surface of the first sidewall spacers, and a second surface opposite to the first surface, and wherein a length of the second surface is shorter than a length of the first surface.
6. The semiconductor structure in claim 1 , wherein the semiconductor layer is a fin structure in a FinFET.
7. The semiconductor structure in claim 1 , wherein the top surface of the conductive portion is a substantial level plane.
8. The semiconductor structure in claim 1 , wherein the conductive portion is spanning between the first sidewall spacers.
9. The semiconductor structure in claim 1 , further comprising a second ILD over the first ILD, wherein the second ILD is free from being in contact with the first sidewall spacers.
10. The semiconductor structure in claim 1 , wherein the entire first ILD is free from being under a coverage of a vertical projection area of the top surface of the first sidewall spacers.
11. A semiconductor FinFET structure, comprising:
a semiconductor fin;
a first metal gate comprising sidewall spacers, a gate dielectric layer, and a conductive portion spanning between the sidewall spacers, wherein a total width at a bottom of the sidewall spacer at one side of the conductive portion is measured as a sidewall spacer width;
a first interlayer dielectric (ILD) surrounding the first metal gate, positioning over the semiconductor fin;
a second ILD over the first ILD, wherein a bottom surface of the second ILD is coplanar with a top surface of the sidewall spacer; and
a first protection layer over the first metal gate, wherein the first protection layer comprises a tapered sidewall,
wherein a total width at a bottom level of the first ILD under the conductive portion and the gate dielectric layer is measured as a conductive portion width, and a total width of the first protection layer is greater than a sum of the conductive portion width and two times sidewall spacer width;
a conductive plug penetrating the first ILD and the second ILD, wherein a first portion of the conductive plug is below a coverage of a vertical projection area of the first protection layer, and is in direct contact with the sidewall spacer of the first metal gate.
12. The semiconductor FinFET structure of claim 11 , wherein a thickness of the first protection layer is in a range of from about 5{acute over (Å)} to about 5000{acute over (Å)}.
13. The semiconductor FinFET structure of claim 11 , further comprising a second protection layer over a second metal gate spaced away from the first metal gate, and the second protection layer comprises a tapered sidewall.
14. The semiconductor FinFET structure of claim 11 , wherein the conductive plug is in direct contact with the tapered sidewall of the first protection layer.
15. The semiconductor structure in claim 11 , wherein the second ILD is free from being in contact with the sidewall spacers of the first metal gate.
16. A semiconductor structure, comprising:
a semiconductor layer having a source/drain region;
a first gate over the semiconductor layer, the first gate comprising first sidewall spacers, a gate dielectric layer, and a conductive portion spanning between the first sidewall spacers, a total width at a bottom of the first sidewall spacer at one side of the conductive portion is measured as a sidewall spacer width;
a second gate adjacent to the first gate, the second gate comprising second sidewall spacers;
a first interlayer dielectric (ILD) surrounding the first gate and the second gate, contacting the first sidewall spacers and the second sidewall spacers;
a second ILD over the first ILD;
a first protection layer, positioning on a top surface of the conductive portion and a top surface of the first sidewall spacer, the first protection layer comprising a tapered sidewall,
wherein a total width at a bottom of the gate dielectric layer is measured as a conductive portion width, and a total width of the first protection layer is greater than a sum of the conductive portion width and two times sidewall spacer width;
a second protection layer over the second gate, wherein an interface between the first ILD and the second ILD is coplanar with a top surface of the first sidewall spacers of the first gate; and
a conductive plug, wherein a first portion of the conductive plug is below a coverage of a vertical projection area of the first protection layer, and is in direct contact with a sidewall of the first sidewall spacer.
17. The semiconductor structure of claim 16 , wherein the conductive plug is in direct contact with the tapered sidewall and a top surface of the first protection layer.
18. The semiconductor structure of claim 16 , wherein the first protection layer comprises a first surface contacting the top surface of the conductive portion and the top surface of the first sidewall spacer, and a second surface opposite to the first surface, and wherein a length of the second surface is shorter than a length of the first surface.
19. The semiconductor structure of claim 16 , wherein the first protection layer comprises at least one of sulfur nitride, silicon nitride, silicon oxynitride, silicon carbonitride, or combinations thereof.
20. The semiconductor structure in claim 16 , wherein the first sidewall spacers of the first gate is free from being in contact with the second ILD.