IP Library › Granted Patent US 10,672,097
Granted Patent B2
US 10,672,097 · App. 15/743,899 · Granted Jun 2, 2020

Display driving circuit and method of partial image data

Inventors: Jong Kon Bae (Seoul, KR); Dong Hwy Kim (Hwaseong-si, KR); Dong Kyoon Han (Seongnam-si, KR); Yo Han Lee (Seoul, KR); Han Yu Ool Kim (Seoul, KR); Matheus Farias Miranda (Suwon-si, KR); Tae Sung Kim (Seongnam-si, KR); Ho Jin Kim (Suwon-si, KR); Dong Hyun Yeom (Bucheon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G06T1/60G06F1/163G06F1/1626G06F1/3265G09G3/20G09G3/3275G09G5/363G06F3/14G09G2310/04G09G2330/021G09G2330/022G09G2340/02G09G2340/0407G09G2360/18G09G2370/08H04W88/02Y02D10/153
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,672,097
App. No.
15/743,899
Granted
Jun 2, 2020
Kind
B2
Abstract

An electronic device includes a display, a processor generating image data, a graphic random access memory (GRAM) storing the image data, and a display driver integrated circuit for driving the display. The display driver integrated circuit is configured to select a part of the image data and to output the selected part to a specified area of the display.

Claims (69)

1. An electronic device comprising:

a display including a display area;

at least one processor configured to:

generate an image data by concatenating a plurality of low-resolution partial image pieces having a resolution lower than the resolution of the display, and

encode the image data in a specified scheme;

a graphic random access memory (GRAM) in a display driver integrated circuit configured to store the encoded image data while the at least one processor is in a sleep mode; and

the display driver integrated circuit for driving the display,

wherein the display driver integrated circuit is configured to:

select at least one of the plurality of low-resolution partial image piece of the encoded image data,

decode the selected at least one partial image piece,

display the decoded at least one partial image piece to the display area of the display, and

display the plurality of low-resolution partial image pieces one by one on a portion of the display area depending on a specified sequence, while the at least one processor is in the sleep mode.

2. The electronic device of claim 1 ,

wherein the at least one processor is further configured to:

enter the sleep mode after generating the image data, and

wherein the display driver integrated circuit is further configured to:

output the plurality of low-resolution partial image pieces one by one to the display area depending on the specified sequence by an operation of the display driver integrated circuit in itself.

3. The electronic device of claim 1 , wherein the at least one processor includes at least one of an application processor (AP), a communication processor (CP), a sensor hub, or a touch controller integrated circuit (IC).

4. The electronic device of claim 1 , wherein the display driver integrated circuit is further configured to:

output the plurality of low-resolution partial image pieces one by one to the display area depending on the specified sequence, by using at least one of a data address on the GRAM of each of the plurality of low-resolution partial image pieces or a data size of each of the plurality of low-resolution partial image pieces.

5. The electronic device of claim 1 , wherein each of the plurality of low-resolution partial image pieces displayed on the display area to move from one side of the display area to the other side.

6. The electronic device of claim 1 , wherein the display driver integrated circuit is further configured to:

output the plurality of low-resolution partial image pieces one by one to the display area depending on the specified sequence based on control information received from the at least one processor.

7. The electronic device of claim 6 , wherein the display driver integrated circuit is further configured to:

receive the control information through a low speed interface.

8. The electronic device of claim 6 , wherein at least part of the at least one processor is configured to:

switch to a wake-up mode temporarily to transmit the control information to the display driver integrated circuit.

9. The electronic device of claim 1 ,

wherein the image data includes a first group of partial image and a second group of partial image, and

wherein the display driver integrated circuit is further configured to:

select at least one partial image piece among the first group of partial image and at least one partial image piece among the second group of partial image, and

output the at least one partial image piece selected among the first group of partial image, to a first display area of the display and output the at least one partial image piece selected among the second group of partial image pieces to a second display area of the display.

10. The electronic device of claim 9 , wherein the display driver integrated circuit is configured to:

select one among the second group of partial image depending on the specified sequence.

11. The electronic device of claim 1 ,

wherein the display driver integrated circuit is further configured to:

select a low-resolution partial image piece among the image data, and

enlarge the selected low-resolution partial image piece at a specified magnification to output the enlarged part to the display area of the display.

12. A display driver integrated circuit for driving a display, comprising:

a graphic random access memory (GRAM) configured to store an encoded image data generated by at least one processor while the at least one processor is in a sleep mode, wherein the image data is generated by concatenating a plurality of low-resolution partial image pieces having a resolution lower than the resolution of the display and encode the image data in a specified scheme;

a controller integrated circuit configured to:

select one of the plurality of low-resolution partial image piece of the encoded image data,

decode the selected low-resolution partial image piece,

display the decoded low-resolution partial image piece to the display area of the display, and

display the plurality of low-resolution partial image pieces one by one on a portion of a display area of the display depending on a specified sequence, while the at least one processor is in the sleep mode; and

a timing controller circuit configured to supply an image signal corresponding to the plurality of low-resolution partial image pieces, to the display,

wherein the controller integrated circuit is further configured to:

control the timing controller circuit such that the plurality of low-resolution partial image pieces are output one by one to the display area.

13. The display driver integrated circuit of claim 12 ,

wherein the image data includes a first group of partial image and a second group of partial image, and

wherein the controller integrated circuit is further configured to:

select at least one partial image piece among the first group of partial image and at least one partial image piece among the second group of partial image, and

control the timing controller circuit such that the at least one partial image piece selected among the first group of partial image is output to a first display area of the display and such that the at least one partial image piece selected among the second group of partial image is output to a second display area of the display.

14. The display driver integrated circuit of claim 12 , further comprising:

a decoder circuit configured to decode data in the specified scheme,

wherein the decoder circuit is further configured to:

decode the selected low-resolution partial image piece to transmit the decoded data to the timing controller circuit.

15. The display driver integrated circuit of claim 12 , further comprising:

an up-scaler circuit configured to enlarge an image at a specified magnification,

wherein the up-scaler circuit is further configured to:

enlarge the selected low-resolution partial image piece to transmit the enlarged low-resolution partial image piece to the timing controller circuit.

16. A method of driving a display, the method comprising:

generating, by at least one processor, an image data by concatenating a plurality of low-resolution partial image pieces having a resolution lower than the resolution of the display;

encoding, by at least one processor, the image data in a specified scheme;

storing, by the at least one processor, the encoded image data in a graphic random access memory (GRAM) in a display driver integrated circuit while the at least one processor is in a sleep mode;

selecting, by the display driver integrated circuit, one of the plurality of low-resolution partial image piece of the encoded image data;

decoding, by the display driver integrated circuit, the selected low-resolution partial image piece;

displaying, by the display driver integrated circuit, the decoded low-resolution partial image piece to the display area of the display; and

displaying, by the display driver integrated circuit, the plurality of low-resolution partial image pieces one by one on a portion of a display area of the display depending on a specified sequence, when the at least one processor is in the sleep mode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2018
From: BAE, JONG KON; KIM, DONG HWY; HAN, DONG KYOON; LEE, YO HAN; KIM, HAN YU OOL; MIRANDA, MATHEUS FARIAS; KIM, TAE SUNG; KIM, HO JIN; YEOM, DONG HYUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 044600/0673 →
Priority Claims (2)
KR 10-2015-0099645 · Jul 14, 2015 · national
KR 10-2016-0089039 · Jul 14, 2016 · national
Continuity (1)
Related Publication 20180204303A1 · Jul 19, 2018
Cited By (3)
US 12,387,664 US 12,400,577 US 12,646,485