IP Library › Granted Patent US 10,891,913
Granted Patent B2
US 10,891,913 · App. 15/773,013 · Granted Jan 12, 2021

Shift register circuitry, gate driving circuit, and display device

Inventors: Honggang Gu (Beijing, CN); Junsheng Chen (Beijing, CN); Xianjie Shao (Beijing, CN); Jie Song (Beijing, CN); Lili Yao (Beijing, CN)
Assignees: BOE TECHNOLOGY GROUP CO., LTD.; HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
G09G3/3677G09G3/3696G11C19/28G09G2300/0842G09G2310/0286
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,891,913
App. No.
15/773,013
Granted
Jan 12, 2021
Kind
B2
Abstract

The present disclosure provides a shift register circuitry, a gate driving circuit, and a display device. The shift register circuitry of the present disclosure includes a first shift register unit, a second shift register unit, a pull-down control sub-circuit ( 20 ), and a pull-down sub-circuit ( 30 ); wherein the first shift register unit includes a first input Sub-circuit ( 11 ), a first output sub-circuit ( 12 ), a first reset sub-circuit, and a first noise reduction sub-circuit ( 14 ); a second shift register unit includes a second input sub-circuit ( 21 ), a second output sub-circuit ( 22 ), a second reset sub-circuit and a second noise reduction sub-circuit ( 24 ).

Claims (62)

1. A shift register circuitry comprising: a first shift register unit, a second shift register unit, a pull-down control sub-circuit, and a pull-down sub-circuit; wherein the first shift register unit comprises: a first input sub-circuit, a first output sub-circuit, a first reset sub-circuit, and a first noise reduction sub-circuit; the second shift register unit includes: a second input sub-circuit, a second output sub-circuit, a second reset sub-circuit, and a second noise reduction sub-circuit;

wherein the first input sub-circuit is configured to pre-charge a first pull-up node under control of a first input signal; the first pull-up node is a connection node between the first input sub-circuit, the first output sub-circuit, the pull-down sub-circuit, the first reset sub-circuit, and the first noise reduction sub-circuit;

the first output sub-circuit is configured to output a first clock signal through a first signal output terminal under control of a potential of the first pull-up node;

the first reset sub-circuit is configured to reset potentials of the first pull-up node and the first signal output terminal through a first voltage signal under control of a first reset signal;

the second input sub-circuit is configured to pre-charge a second pull-up node under control of a second input signal; the second pull-up node is a connection node between the second input sub-circuit, the second output sub-circuit and the pull-down sub-circuit;

the second output sub-circuit is configured to output a second clock signal through a second signal output terminal under control of a potential of the second pull-up node;

the second reset sub-circuit is configured to reset potentials of the second pull-up node and the second signal output terminal through the first voltage signal under control of a second reset signal;

the pull-down control sub-circuit is configured to control a potential of a pull-down node under control of the first clock signal or the second clock signal; the pull-down node is a connection node between the pull-down control sub-circuit, the pull-down sub-circuit, the first noise reduction sub-circuit and the second noise reduction sub-circuit;

the pull-down sub-circuit is configured to pull down a potential of the pull-down node through the first voltage signal under control of a potential of the first pull-up node and a potential of the second pull-up node;

the first noise reduction sub-circuit is configured to reduce output noise of the first pull-up node and the first signal output terminal through the first voltage signal under control of the pull-down node; and

the second noise reduction sub-circuit is configured to reduce output noise of the second pull-up node and the second signal output terminal through the first voltage signal under control of the pull-down node,

wherein the pull-down sub-circuit comprises a ninth transistor, a tenth transistor, and a twelfth transistor,

wherein a first electrode and a control electrode of the ninth transistor are both connected to the first pull-up node and a second electrode of the ninth transistor is connected to a control electrode of the twelfth transistor;

a first electrode and a control electrode of the tenth transistor are both connected to the second pull-up node, and a second electrode of the tenth transistor is connected to the control electrode of the twelfth transistor, and

a first electrode of the twelfth transistor is connected to the pull-down node, a second electrode of the twelfth transistor is connected to a first voltage signal terminal, and the control electrode of the twelfth transistor is connected to the second electrode of a first transistor and the second electrode of the tenth transistor.

2. The shift register circuitry according to claim 1 , further comprising a storage sub-circuit configured to maintain the potential of the pull-down node.

3. The shift register circuitry according to claim 1 , wherein the first input sub-circuit includes a first transistor;

wherein a first electrode and a control electrode of the first transistor are both connected to a first input signal terminal, and a second electrode of the first transistor is connected to the first pull-up node.

4. The shift register circuitry according to claim 1 , wherein the first output sub-circuit includes a third transistor and a first storage capacitor;

wherein a first electrode of the third transistor is connected to a first clock signal terminal, a second electrode of the third transistor is connected to a first signal output terminal, and a control electrode of the third transistor is connected to the first pull-up node; and

a first end of the first storage capacitor is connected to the first pull-up node, and a second end of the first storage capacitor is connected to the first signal output terminal.

5. The shift register circuitry according to claim 1 , wherein the first reset sub-circuit comprises: a second transistor and a thirteenth transistor;

wherein a first electrode of the second transistor is connected to the first pull-up node, a second electrode of the second transistor is connected to a first voltage signal terminal, and a control electrode of the second transistor is connected to a first reset signal terminal; and

a first electrode of the thirteenth transistor is connected to the first signal output terminal, a second electrode of the thirteenth transistor is connected to the first voltage signal terminal, and a control electrode of the thirteenth transistor is connected to a second clock signal terminal.

6. The shift register circuitry according to claim 1 , wherein the first reset sub-circuit comprises: a second transistor and a thirteenth transistor;

wherein a first electrode of the second transistor is connected to the first pull-up node, a second electrode of the second transistor is connected to a first voltage signal terminal, and a control electrode is connected to a first reset signal terminal; and

a first electrode of the thirteenth transistor is connected to the first signal output terminal, a second electrode of the thirteenth transistor is connected to a first voltage signal terminal, and a control electrode of the thirteenth transistor is connected to the first reset signal terminal.

7. The shift register circuitry according to claim 1 , wherein the first noise reduction sub-circuit comprises a fourth transistor and a fifteenth transistor;

wherein a first electrode of the fourth transistor is connected to the first signal output terminal, a second electrode of the fourth transistor is connected to a first voltage signal terminal, and a control electrode of the fourth transistor is connected to the pull-down node; and

a first electrode of the fifteenth transistor is connected to the first pull-up node, a second electrode of the fifteenth transistor is connected to a first voltage signal terminal, and a control electrode of the fifteenth transistor is connected to the pull-down node.

8. The shift register circuitry according to claim 1 , wherein the second input sub-circuit comprises a fifth transistor;

wherein a first electrode and a control electrode of e fifth transistor are both connected to a second input signal terminal, and a second electrode of the fifth transistor is connected to the second pull-up node.

9. The shift register circuitry according to claim 1 , wherein the second output sub-circuit includes a seventh transistor and a second storage capacitor;

wherein a first electrode of the seventh transistor is connected to a second clock signal terminal, a second electrode of the seventh transistor is connected to the second signal output terminal, and a control electrode of the seventh transistor is connected to the second pull-up node; and

a first end of the second storage capacitor is connected to the second pull-up node, and a second end of the second storage capacitor is connected to the second signal output terminal.

10. The shift register circuitry according to claim 1 , wherein the second reset sub-circuit comprises a sixth transistor and a fourteenth transistor;

wherein a first electrode of the sixth transistor is connected to the second pull-up node, a second electrode of the sixth transistor is connected to a first voltage signal terminal, and a control electrode of the sixth transistor is connected to a second reset signal terminal; and

a first electrode of the fourteenth transistor is connected to the second signal output terminal; a second electrode of the fourteenth transistor is connected to the first voltage signal terminal, and a control electrode of the fourteenth transistor is connected to a first clock signal terminal.

11. The shift register circuitry according to claim 1 , wherein the second reset sub-circuit comprises a sixth transistor and a fourteenth transistor;

wherein a first electrode of the sixth transistor is connected to the second pull-up node, a second electrode of the sixth transistor is connected to a first voltage signal terminal, and a control electrode of the sixth transistor is connected to a second reset signal terminal; and

a first electrode of the fourteenth transistor is connected to the second signal output terminal, a second electrode of the fourteenth transistor is connected to the first voltage signal terminal, and a control electrode of the fourteenth transistor is connected to a second reset signal terminal.

12. The shift register circuitry according to claim 1 , wherein the second noise reduction sub-circuit comprises an eighth transistor and a sixteenth transistor;

wherein a first electrode of the eighth transistor is connected to the second signal output terminal, a second electrode of the eighth transistor is connected to a first voltage signal terminal, and a control electrode of the eighth transistor is connected to the pull-down node; and

a first electrode of the sixteenth transistor is connected to the second pull-up node, a second electrode of the sixteenth transistor is connected to a first voltage signal terminal, and a control electrode of the sixteenth transistor is connected to the pull-down node.

13. The shift register circuitry according to claim 1 , wherein the pull-down control sub-circuit comprises an eleventh transistor;

wherein a first electrode and a control electrode of the eleventh transistor are both connected to a second clock signal terminal, and a second electrode of the eleventh transistor is connected to the pull-down node.

14. The shift register circuitry according to claim 1 , wherein the pull-down control sub-circuit comprises an eleventh transistor;

wherein a first electrode and a control electrode of the eleventh transistor are both connected to a first clock signal terminal, and a second electrode of the eleventh transistor is connected to the pull-down node.

15. The shift register circuitry of claim 2 , wherein the storage sub-circuit includes a third storage capacitor;

wherein a first end of the third storage capacitor is connected to the pull-down node, and a second end of the third storage capacitor is connected to the first voltage signal terminal.

16. A gate driving circuit comprising shift register circuitries of claim 1 .

17. The gate driving circuit of claim 16 , wherein a first input signal terminal of a first shift register unit of a shift register circuitry at each stage is connected to a second signal output terminal of a second shift register unit of a shift register circuitry at a previous stage;

a first reset signal terminal of the first shift register unit of the shift register circuitry at each stage is connected to a second signal output terminal of a second shift register unit of the shift register circuitry at current stage;

a first signal output terminal of the first shift register unit of the shift register circuitry at each stage is connected to a second signal input terminal of the second shift register unit of the shift register circuitry at current stage;

a second signal output terminal of the second shift register unit of the shift register circuitry at each stage is connected to a first signal input terminal of a first shift register unit of a shift register circuitry at a next stage; and

a second reset signal terminal of the second shift register unit of the shift register circuitry at each stage is connected to a first signal output terminal of the first shift register unit of the shift register circuitry at the next stage.

18. A display device comprising the gate driving circuit of claim 16 .

19. The display device according to claim 18 , wherein a first input signal terminal of a first shift register unit of a shift register circuitry at each stage is connected to a second signal output terminal of a second shift register unit of a shift register circuitry at a previous stage;

a first reset signal terminal of the first shift register unit of the shift register circuitry at each stage is connected to a second signal output terminal of a second shift register unit of the shift register circuitry at current stage;

a first signal output terminal of the first shift register unit of the shift register circuitry at each stage is connected to a second signal input terminal of the second shift register unit of the shift register circuitry at current stage;

a second signal output terminal of the second shift register unit of the shift register circuitry at each stage is connected to a first signal input terminal of a first shift register unit of a shift register circuitry at a next stage; and

a second reset signal terminal of the second shift register unit of the shift register circuitry at each stage is connected to a first signal output terminal of the first shift register unit of the shift register circuitry at the next stage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2018
From: GU, HONGGANG; CHEN, JUNSHENG; SHAO, XIANJIE; SONG, JIE; YAO, LILI
To: BOE TECHNOLOGY GROUP CO., LTD.; HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 045707/0710 →
Priority Claims (1)
CN 2017 1 0390668 · May 27, 2017 · national
Continuity (1)
Related Publication 20200243034A1 · Jul 30, 2020