IP Library Granted Patent US 10,468,337
Granted Patent B2
US 10,468,337 · App. 15/775,584 · Granted Nov 5, 2019

Package for an electronic component, electronic component and electronic arrangement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,468,337
App. No.
15/775,584
Granted
Nov 5, 2019
Kind
B2
Abstract

A package for an electronic component includes a housing and a leadframe embedded in the housing. The leadframe includes a first section, a second section and a third section which are electrically isolated from one another. The first section and the second section each include an L-shape.

Claims (24)

1. A package for an electronic component comprising a housing and a leadframe embedded in the housing,

wherein the leadframe comprises a first section, a second section and a third section electrically isolated from one another, and is in a flat shape,

the first section and the second section each comprise an L-shape,

at least parts of bottom sides of the first section, the second section and the third section of the leadframe are exposed at a bottom side of the housing,

the housing comprises a cavity, and

at least parts of upper sides of the first section, the second section and the third section of the leadframe are exposed in the cavity.

2. The package according to claim 1 , wherein the first section and the second section are mirror symmetric with respect to each other.

3. The package according to claim 2 , wherein the leadframe is mirror symmetric.

4. The package according to claim 1 , wherein the third section comprises a first clearance and a second clearance,

the first clearance and the second clearance each comprise an L-shape, and

the first section is arranged in the first clearance and the second section is arranged in the second clearance.

5. The package according to claim 1 , wherein a first part and a second part of the upper side of the first section are exposed in the cavity, and

a fillet of the housing covers an area of the upper side of the first section between the first part and the second part.

6. An electronic component comprising a package according to claim 5 , and an electronic semiconductor chip arranged in the cavity on the upper side of the third section.

7. An electronic component comprising a package according to claim 1 , and an electronic semiconductor chip arranged in the cavity on the upper side of the third section.

8. The electronic component according to claim 7 , further comprising at least another electronic semiconductor chip arranged on the upper side of the third section, and

at least the electronic semiconductor chip and the another electronic semiconductor chip electrically connect to the first section and the second section in a serial configuration.

9. An electronic arrangement comprising at least two electronic components according to claim 8 .

10. The electronic component according to claim 7 , further comprising at least another electronic semiconductor chip arranged on the upper side of the third section, and

at least the electronic semiconductor chip and the another electronic semiconductor chip electrically connect to the first section and the second section in a parallel configuration.

11. An electronic arrangement comprising at least two electronic components according to claim 10 .

12. An electronic arrangement comprising at least two electronic components according to claim 7 .

13. The electronic arrangement according to claim 12 , wherein the at least two of the electronic components electrically connect in a serial configuration.

14. The electronic arrangement according to claim 12 , wherein the at least two of the electronic components electrically connect in a parallel configuration.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051464/0504 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2018
From: BEH, SOK GEK; YEOH, SIEW LEE; WONG, WING YEW
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 046367/0147 →