IP Library › Granted Patent US 10,998,484
Granted Patent B2
US 10,998,484 · App. 15/777,134 · Granted May 4, 2021

Semiconductor device manufacturing method

Inventors: Keisuke Okumura (Ibaraki, JP); Satoshi Honda (Ibaraki, JP)
Assignee: NITTO DENKO CORPORATION
H01L35/34B22F3/10H01L27/16H01L35/08H01L35/28H01L35/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,998,484
App. No.
15/777,134
Granted
May 4, 2021
Kind
B2
Abstract

Provided is a semiconductor device manufacturing method which can suppress the occurrence of positional deviation or inclination of a semiconductor element when the semiconductor element is fixed so as to be sandwiched-between two insulating substrates. The semiconductor device manufacturing method includes: obtaining a laminated body in which a semiconductor element is temporarily adhered on a first electrode formed on a first insulating substrate with a first pre-sintering layer sandwiched therebetween; temporarily adhering the semiconductor element on a second electrode formed on a second insulating substrate with a second pre-sintering layer sandwiched therebetween, the second pre-sintering layer being provided on a side opposite to the first pre-sintering layer, to obtain a semiconductor device precursor; and simultaneously heating the first pre-sintering layer and the second pre-sintering layer, to bond the semiconductor element to the first electrode and the second electrode.

Claims (12)

1. A semiconductor device manufacturing method comprising:

a step A of obtaining a laminated body in which a semiconductor element is temporarily adhered on a first electrode formed on a first insulating substrate, with a first sheet-like pre-sintering layer sandwiched therebetween;

a step B of, after the step A, temporarily adhering the semiconductor element on a second electrode formed on a second insulating substrate, with a second sheet-like pre-sintering layer sandwiched therebetween, the second sheet-like pre-sintering layer being provided on a side opposite to the first sheet-like pre-sintering layer, to obtain a semiconductor device precursor; and

a step C of, after the step B, simultaneously heating the first sheet-like pre-sintering layer and the second sheet-like pre-sintering layer, to bond the semiconductor element to the first electrode and the second electrode,

wherein the step A comprises:

a step A-1 of preparing a lower substrate including the first insulating substrate and the first electrode formed on the first insulating substrate;

a step A-2 of preparing the semiconductor element in which the first sheet-like pre-sintering layer is stacked on a first surface of the semiconductor element and the second sheet-like pre-sintering layer is stacked on a second surface of the semiconductor element; and

a step A-3 of temporarily adhering the semiconductor element prepared in the step A-2 on the first electrode with the first sheet-like pre-sintering layer sandwiched therebetween,

wherein the step A-2 comprises:

a step X of stacking the first sheet-like pre-sintering layer on a first surface of a semiconductor wafer, and stacking the second sheet-like pre-sintering layer on a second surface of the semiconductor wafer, to obtain the semiconductor wafer including the first sheet-like pre-sintering layer on the first surface of the semiconductor wafer and the second sheet-like presintering layer on the second surface of the semiconductor wafer; and

a step Y of making the semiconductor wafer obtained in the step X and including the first sheet-like pre-sintering layer formed on the first surface of the semiconductor wafer and the second sheet-like presintering layer formed on the second surface of the semiconductor wafer into individual pieces wherein the first sheet-like pre-sintering layer and the second sheet-like pre-sintering layer contain a metal-based compound and a binder material.

2. The semiconductor device manufacturing method according to claim 1 , wherein the semiconductor element is a thermoelectric element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2018
From: OKUMURA, KEISUKE; HONDA, SATOSHI
To: NITTO DENKO CORPORATION
Reel/Frame 045838/0518 →
Priority Claims (1)
JP JP2015-225440 · Nov 18, 2015 · national
Continuity (1)
Related Publication 20190051807A1 · Feb 14, 2019