IP Library › Granted Patent US 11,676,900
Granted Patent B2
US 11,676,900 · App. 15/778,398 · Granted Jun 13, 2023

Electronic assembly that includes a bridge

Inventors: Eric J. Li (Chandler, AZ); Nitin Deshpande (Chandler, AZ); Shawna M. Liff (Scottsdale, AZ); Omkar Karhade (Chandler, AZ); Amram Eitan (Scottsdale, AZ); Timothy A. Gosselin (Phoenix, AZ)
Assignee: Intel Corporation
H01L23/5381H01L21/4853H01L21/4871H01L23/13H01L23/36H01L23/48H01L23/5385H01L23/5386H01L25/0655H01L25/50H01L23/367H01L24/13H01L24/16H01L24/32H01L24/73H01L24/81H01L24/92H01L2224/0612H01L2224/131H01L2224/13147H01L2224/16227H01L2224/32225H01L2224/73204H01L2224/81191H01L2224/81192H01L2224/81193H01L2224/81203H01L2224/92125H01L2924/15159
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,676,900
App. No.
15/778,398
Granted
Jun 13, 2023
Kind
B2
Abstract

An electronic assembly that includes a substrate having an upper surface and a bridge that includes an upper surface. The bridge is within a cavity in the upper surface of the substrate. A first electronic component is attached to the upper surface of the bridge and the upper surface of the substrate and a second electronic component is attached to the upper surface of the bridge and the upper surface of the substrate, wherein the bridge electrically connects the first electronic component to the second electronic component.

Claims (30)

1. An electronic assembly, comprising:

a substrate that includes an upper surface;

a cavity in the upper surface of the substrate, the cavity having a bottom and sidewalls in the substrate, wherein a portion of the substrate is continuous around the bottom and sidewalls of the cavity;

a bridge that includes an upper surface;

a conductor below the bridge;

an adhesive that secures the bridge within the cavity, the adhesive directly on the conductor but not in contact with the sidewalls of the cavity, wherein a void is laterally between the adhesive and the sidewalls of the cavity;

a first die that includes a silicon-on-chip electronic device, the first die directly contacting the upper surface of the bridge and directly contacting the upper surface of the substrate; and

a second die directly contacting the upper surface of the bridge and directly contacting the upper surface of the substrate, wherein the bridge electrically connects the first die to the second die.

2. The electronic assembly of claim 1 , wherein the adhesive is a snap cure adhesive.

3. The electronic assembly of claim 1 , wherein the bridge is a rectangle.

4. The electronic assembly of claim 1 , wherein the upper surface of the substrate is aligned with the upper surface of the bridge.

5. The electronic assembly of claim 1 , wherein the bridge includes electrical interconnects that have a pitch less than 50 micrometers.

6. The electronic assembly of claim 1 , wherein the substrate is a printed circuit board, and wherein the bridge is secured to the printed circuit board.

7. The electronic assembly of claim 1 , further comprising at least one additional electronic component attached to the upper surface of the bridge and the upper surface of the substrate.

8. An electronic assembly, comprising:

a substrate that includes an upper surface;

a cavity in the upper surface of the substrate, the cavity having a bottom and sidewalls;

a bridge that includes an upper surface, the bridge within the cavity;

a first die attached to the upper surface of the bridge and the upper surface of the substrate;

a second die attached to the upper surface of the bridge and the upper surface of the substrate, wherein the bridge electrically connects the first die to the second die;

a thermal conductor connected to a lower surface of the bridge, wherein the thermal conductor is a metallic heat sink that is embedded in the substrate; and

an adhesive that secures the thermal conductor to the bottom of the cavity, the adhesive on the bottom of the cavity but not in contact with the sidewalls of the cavity, wherein a void is laterally between the adhesive and the sidewalls of the cavity.

9. The electronic assembly of claim 8 , wherein the thermal conductor is entirely embedded within the substrate.

10. The electronic assembly of claim 8 , wherein the thermal conductor is attached to the lower surface of the bridge using a thermally conductive adhesive.

11. An electronic assembly, comprising:

a substrate that includes an upper surface;

a plurality of bridges that each include an upper surface, the plurality of bridges being within at least one cavity in the upper surface of the substrate, wherein an adhesive secures the plurality of bridges within the at least one cavity in the substrate, wherein at least some of the plurality of bridges are embedded within a same cavity of the at least one cavity in the upper surface of the substrate;

a plurality of dice, wherein at least one of the plurality of dice includes a memory module, wherein each of the plurality of dice contacts the upper surface of one of the plurality of bridges and directly contacts the upper surface of the substrate;

wherein the plurality of bridges electrically connects ones of the plurality of dice to others of the plurality of dice.

12. The electronic assembly of claim 11 , wherein the upper surface of the substrate is aligned with the upper surface of each of the plurality of bridges.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2021
From: LI, ERIC; DESHPANDE, NITIN; LIFF, SHAWNA M.; KARHADE, OMKAR; EITAN, AMRAM; GOSSELIN, TIMOTHY A.
To: INTEL CORPORATION
Reel/Frame 056102/0775 →
Continuity (1)
Related Publication 20180358296A1 · Dec 13, 2018
Cited By (1)
US 12,211,822