IP Library Granted Patent US 10,319,659
Granted Patent B2
US 10,319,659 · App. 15/783,533 · Granted Jun 11, 2019

Semiconductor package and related methods

Inventors: Atapol Prajuckamol (Klaeng, TH); C H Chew (Seremban, MY); Yushuang Yao (Seremban, MY)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/32H01L21/4842H01L21/4853H01L21/4885H01L21/56H01L21/565H01L23/04H01L23/13H01L23/142H01L23/3157H01L23/4006H01L23/49811H01L23/49866H01L23/585H01L23/3735H01L2021/60285H01L2023/4087H01L2924/15151H01L2924/15322
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,319,659
App. No.
15/783,533
Granted
Jun 11, 2019
Kind
B2
Abstract

Implementations of semiconductor packages may include: a substrate comprising a first side and a second side and a hole in the substrate. The hole extending from the first side to the second side of the substrate and positioned in a center of the substrate. The semiconductor packages may also include a bushing around the hole to the first side of the substrate. The semiconductor packages may also include a plurality of pin holders arranged and coupled on the substrate. The semiconductor package may also include a molding compound at least partially encapsulating the substrate, encapsulating a side surface of the bushing, and encapsulating a plurality of side surfaces of the plurality of pin holders.

Claims (37)

1. A semiconductor package comprising:

a substrate comprising a first side and a second side;

a hole in the substrate extending from the first side to the second side and positioned in a center of the substrate;

a bushing around the hole on the first side of the substrate;

a plurality of pin holders arranged and coupled on the substrate;

a molding compound at least partially encapsulating the substrate, encapsulating a side surface of the bushing, and encapsulating a plurality of side surfaces of the plurality of pin holders.

2. The semiconductor package of claim 1 , wherein the plurality of pin holders have a height that is the same as a height of the bushing.

3. The semiconductor package of claim 1 , wherein the bushing comprises one of copper, steel and any combination thereof.

4. The semiconductor package of claim 1 , wherein the bushing and the plurality of pin holders are each coupled to the substrate through solder.

5. The semiconductor package of claim 1 , wherein the pin holders comprise copper.

6. The semiconductor package of claim 1 , furthering comprising one or more die coupled to the first side of the substrate.

7. A semiconductor package comprising:

a substrate comprising a first surface and a second surface, the second surface opposing the first surface;

two or more cutouts positioned in a first edge and in a second edge of the substrate;

a bushing positioned around a perimeter of each of the two or more cutouts, the bushing coupled on the first surface of the substrate;

a plurality of pin holders coupled on the first surface of the substrate;

a plurality of pins slidably coupled into the plurality of pin holders; and

a molding compound at least partially encapsulating the substrate, a side surface of the bushing, and a plurality of side surfaces of the plurality of pin holders.

8. The semiconductor package of claim 7 , wherein the plurality of pin holders have a height that is the same as a height of the bushing.

9. The semiconductor package of claim 7 , wherein the bushing comprises one of copper, steel and any combination thereof.

10. The semiconductor package of claim 7 , wherein the bushing positioned around a perimeter of each of the two or more cutouts is sawed to be flush with the first edge and the second edge of the substrate.

11. The semiconductor package of claim 7 , wherein the bushing and the plurality of pin holders are each coupled to the substrate through solder.

12. The semiconductor package of claim 7 , wherein the pin holders comprise copper.

13. The semiconductor package of claim 7 , furthering comprising one or more die coupled to the first side of the substrate.

14. A semiconductor package comprising:

a substrate comprising a first side and a second side;

a hole in the substrate extending from the first side to the second side and positioned in a center of the substrate;

a bushing around the hole on the first side of the substrate;

a flange around a first end of the bushing, the first end opposite a second end of the bushing, the second end configured to couple with the substrate;

a plurality of pin holders arranged and coupled on the substrate;

a molding compound at least partially encapsulating the substrate, encapsulating a side surface of the bushing, and encapsulating a plurality of side surfaces of the plurality of pin holders.

15. The semiconductor package of claim 14 , wherein the plurality of pin holders have a height that is the same as a height of the bushing.

16. The semiconductor package of claim 14 , wherein the bushing comprises one of copper, steel and any combination thereof.

17. The semiconductor package of claim 14 , wherein the bushing and the plurality of pin holders are each coupled to the substrate through solder.

18. The semiconductor package of claim 14 , wherein the pin holders comprise copper.

19. The semiconductor package of claim 14 , furthering comprising one or more die coupled to the first side of the substrate.

20. The semiconductor package of claim 14 , wherein the flange extends outwardly away from the hole in the substrate.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 046530, FRAME 0494 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064159/0524 →
PATENT SECURITY AGREEMENT Recorded Jul 11, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046530/0494 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2017
From: PRAJUCKAMOL, ATAPOL; CHEW, CH; YAO, YUSHUANG
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 043875/0927 →
Continuity (1)
Related Publication 20190115275A1 · Apr 18, 2019