IP Library Granted Patent US 10,453,707
Granted Patent B2
US 10,453,707 · App. 15/791,795 · Granted Oct 22, 2019

Method for fabricating semiconductor device

Inventors: Yong Seok Cho (Seoul, KR); Hyung Joon Kim (Yongin-si, KR); Jung Ho Kim (Seongnam-si, KR); Joong Yun Ra (Hwaseong-si, KR); Bi O Kim (Seoul, KR); Jae Young Ahn (Seongnam-si, KR); Ki Yong Oh (Seoul, KR); Sung Hae Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L21/565H01L21/28088H01L21/28282H01L21/76831H01L21/76877H01L21/8239H01L21/823437H01L21/823475H01L21/823481H01L27/10876H01L27/11582
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,453,707
App. No.
15/791,795
Granted
Oct 22, 2019
Kind
B2
Abstract

A method for fabricating a semiconductor device, the method including forming a mold structure on a substrate such that the mold structure includes alternately and repeatedly stacked interlayer insulating films and sacrificial films; forming a channel hole passing through the mold structure; forming a vertical channel structure within the channel hole; exposing a surface of the interlayer insulating films by removing the sacrificial films; forming an aluminum oxide film along a surface of the interlayer insulating films; forming a continuous film on the aluminum oxide film; and nitriding the continuous film to form a TiN film.

Claims (22)

1. A method for fabricating a semiconductor device, the method comprising:

forming a mold structure on a substrate such that the mold structure includes alternately and repeatedly stacked interlayer insulating films and sacrificial films;

forming a channel hole passing through the mold structure;

forming a vertical channel structure within the channel hole;

exposing a surface of the interlayer insulating films by removing the sacrificial films;

forming an aluminum oxide film along a surface of the interlayer insulating films;

forming a TiON continuous film on the aluminum oxide film; and

nitriding the TiON continuous film to form a TiN film.

2. The method as claimed in claim 1 , wherein a thickness of the TiON continuous film is greater than 0 angstroms to 20 angstroms.

3. The method as claimed in claim 1 , wherein the vertical channel structure includes:

a channel layer formed into a shape of a cup within the channel hole;

a core layer filling an interior of the channel layer; and

an insulating film surrounding an exterior of the channel layer.

4. The method as claimed in claim 3 , wherein the insulating film of the vertical channel structure includes:

a tunnel insulating layer formed on the channel layer;

a charge trap layer formed on the tunnel insulating layer; and

a blocking insulating layer formed on the charge trap layer.

5. The method as claimed in claim 1 , wherein nitriding the TiON continuous film includes NH 3 annealing, N 2 plasma, or rapid thermal processing.

6. The method as claimed in claim 1 , further comprising forming a metal film on the TiN film.

7. The method as claimed in claim 6 , wherein the metal film includes tungsten.

8. The method as claimed in claim 7 , wherein forming the metal film includes using WF 6 as a precursor.

9. The method as claimed in claim 1 , wherein a concentration of N in the TiON continuous film is less than a concentration of O in the TiON continuous film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 24, 2017
From: CHO, YONG SEOK; KIM, HYUNG JOON; KIM, JUNG HO; RA, JOONG YUN; KIM, BI O; AHN, JAE YOUNG; OH, KI YONG; LEE, SUNG HAE
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 043935/0799 →
Priority Claims (1)
KR 10-2017-0054997 · Apr 28, 2017 · national
Continuity (1)
Related Publication 20180315621A1 · Nov 1, 2018
Cited By (2)
US 12,490,436 US 12,660,182