Hardware-adaptable watermark systems
There are many advantages to implementing a watermark-based system using dedicated hardware, rather than using software executing on a general purpose processor. These include higher speed and lower power consumption. However, hardware implementations incur substantial design and development costs. Moreover, because each watermarking application has its own design constraints and parameters, it has not been cost-effective to develop a hardware chip design for each, since such chips would typically not be manufactured in volumes sufficient to bring per-unit costs down to an acceptable level. The present technology provides various techniques for making watermarking hardware adaptable, so that a single chip can serve multiple diverse watermark applications. By so-doing, the advantages of hardware implementation are made available where it was formerly cost-prohibitive, thereby enhancing operation of a great variety of watermark-based systems.
1. A watermark decoder comprising:
a synchronization portion; and
a decoding portion;
at least one of said portions being implemented using hardware circuitry that was designed and fabricated to form part of a watermark decoder, said at least one portion including first means for re-parameterizing one or more facets of its operation to permit customization of said portion, either at a time when the decoder is built, or after it has been placed into service;
wherein said first means comprises means for re-parameterizing one or more facets of its operation by changing at least one of the following parameters: image size, watermark block size, expected illumination, forward error correction coding algorithm, a number of trial seeds for iterative-based search methods, iteration counts, and watermark reference signals.
2. The watermark decoder of claim 1 in which said first means comprises an application-specific instruction set processor, a cross-bar interconnect, and a memory, the memory being controlled to issue a timed sequence of on/off instructions to plural cross-bar junctions in said cross-bar interconnect.
3. The watermark decoder of claim 1 that further includes a series of pipelined modules, wherein the first means includes data packet intercept control logic that selectively intercepts data output from one pipelined module in said series, and passes the intercepted data to a processor for additional processing that yields a processed data packet, before re-introducing said processed data packet to an input of a subsequent one of said plural pipelined modules.
4. The watermark decoder of claim 3 in which said data packet intercept control logic comprises MUX/DEMUX logic circuitry.
5. The watermark decoder of claim 1 in which said first means comprises a hardware register that is writable by register control circuitry.
6. The watermark decoder of claim 1 wherein said at least one portion includes first means for re-parameterizing one or more facets of its operation to permit customization of said portion, at a time when the decoder is built, said first means including ROM on a common substrate with said portion, said ROM having been burned to define said customization.
7. The watermark decoder of claim 1 that further includes an image standardization portion, said image standardization portion being implemented using hardware circuitry that was designed and fabricated to form part of a watermark decoder, said image standardization portion including second means for re-parameterizing one or more facets of its operation to permit customization of said portion, either at a time when the decoder is built, or after it has been placed into service.
8. The watermark decoder of claim 7 that further includes a series of pipelined modules, wherein:
the first means comprises at least one of:
(a) a hardware register that is writable by register control circuitry;
(b) an application-specific instruction set processor, a cross-bar interconnect, and a memory, the memory being controlled to issue a timed sequence of on/off instructions to plural cross-bar junctions in said cross-bar interconnect; and
(c) data packet intercept control logic that selectively intercepts data output from one pipelined module in said series, and passes the intercepted data to a processor for additional processing that yields a processed data packet, before re-introducing said processed data packet to an input of a subsequent one of said plural pipelined modules; and
the second means comprises at least one of the foregoing (a), (b) or (c); and
the watermark decoder includes: at least (a) and (b), or (a) and (c), or (b) and (c).
9. Apparatus including two watermark decoders according to claim 1 , wherein a first of said watermark decoders is incorporated into a first device selected from the list consisting of: a point of sale scanner for a supermarket checkout, a handheld scanner, a smartphone watermark detector, and an age verification terminal, and a second of said watermark decoders is incorporated into a second device selected from said list, wherein the second device is different than the first device.
10. A method employing plural instances of a particular semiconductor chip to perform watermark detection operations, one instance of said chip having previously been installed in a first apparatus that performs watermark detection at a rate of N frames per second in accordance with first configuration data, the method comprising the acts:
configuring another instance of said chip for use in a second apparatus different than the first, to perform watermark detection at a rate of M frames per second, where M is different than N, said configuring including storing second configuration data in a register of said another instance of the chip.
11. A method employing plural instances of a particular semiconductor chip to perform watermark detection operations, the method comprising the acts:
configuring a first instance of said chip for use in a first apparatus, to perform watermark detection at a rate of N frames per second, said configuring including storing first configuration data in a hardware register of said first instance of said chip; and
configuring a second instance of said chip for use in a second apparatus, to perform watermark detection at a rate of M frames per second, where M is different than N, said configuring including storing second configuration data in said hardware register of said second instance of said chip.
12. A watermark decoder comprising:
a synchronization portion;
a decoding portion;
at least one of said portions being implemented using hardware circuitry that was designed and fabricated to form part of a watermark decoder, said at least one portion including first means for re-parameterizing one or more facets of its operation to permit customization of said portion, either at a time when the decoder is built, or after it has been placed into service; and
at least one of said portions including a series of pipelined modules, wherein the first means includes data packet intercept control logic that selectively intercepts data output from one pipelined module in said series, and passes the intercepted data to a processor for additional processing that yields a processed data packet, before re-introducing said processed data packet to an input of a subsequent one of said plural pipelined modules.
13. The watermark decoder of claim 12 in which said data packet intercept control logic comprises MUX/DEMUX logic circuitry.
14. The watermark decoder of claim 12 in which said first means comprises a hardware register that is writable by register control circuitry.
15. The watermark decoder of claim 12 wherein said at least one portion includes first means for re-parameterizing one or more facets of its operation to permit customization of said portion, at a time when the decoder is built, said first means including ROM on a common substrate with said portion, said ROM having been burned to define said customization.
16. The watermark decoder of claim 12 that further includes an image standardization portion, said image standardization portion being implemented using hardware circuitry that was designed and fabricated to form part of a watermark decoder, said image standardization portion including second means for re-parameterizing one or more facets of its operation to permit customization of said portion, either at a time when the decoder is built, or after it has been placed into service.
17. The watermark decoder of claim 12 wherein said first means comprises means for re-parameterizing one or more facets of its operation by changing at least one of the following parameters: image size, watermark block size, expected illumination, forward error correction coding algorithm, a number of trial seeds for iterative-based search methods, iteration counts, and watermark reference signals.
18. Apparatus including two watermark decoders according to claim 12 , wherein a first of said watermark decoders is incorporated into a first device selected from the list consisting of: a point of sale scanner for a supermarket checkout, a handheld scanner, a smartphone watermark detector, and an age verification terminal, and a second of said watermark decoders is incorporated into a second device selected from said list, wherein the second device is different than the first device.