IP Library › Granted Patent US 10,396,268
Granted Patent B2
US 10,396,268 · App. 15/813,247 · Granted Aug 27, 2019

Qubit network non-volatile identification

Inventors: Markus Brink (White Plains, NY); Jared B. Hertzberg (Ossining, NY); Sami Rosenblatt (White Plains, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L39/025G01R33/34023G11C11/44G11C17/16G11C17/18H01L23/544H01L27/18H01L39/045H01L39/06H01L39/223H01L39/2493H03H11/02H04L63/0876B82Y10/00G06N10/00H01L2223/54446
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,396,268
App. No.
15/813,247
Granted
Aug 27, 2019
Kind
B2
Abstract

A technique relates to a superconducting chip. Resonant units have resonant frequencies, and the resonant units are configured as superconducting resonators. Josephson junctions are in the resonant units, and one or more of the Josephson junctions have a shorted tunnel barrier.

Claims (17)

1. A method of forming a superconducting chip comprising:

providing resonant units having resonant frequencies, Josephson junctions being in the resonant units;

causing one or more of the Josephson junctions to have a shorted tunnel barrier; and

causing one or more of the Josephson junctions to have no shorted tunnel barrier, wherein the resonant frequencies are designed to fall within a frequency band for each of the resonant units having the no shorted tunnel barrier in the Josephson junctions.

2. The method of claim 1 , wherein the shorted tunnel barrier causes an increase in the resonant frequencies for the resonant units having the shorted tunnel barrier.

3. The method of claim 1 , wherein some of the Josephson junctions have a tunnel barrier that is not shorted.

4. The method of claim 1 , wherein the resonant frequencies for the resonant units having the shorted tunnel barrier are designed to fall outside of the frequency band.

5. The method of claim 1 , wherein the Josephson junctions having the shorted tunnel barrier are determined in order to define a chip identification.

6. The method of claim 1 , wherein:

the Josephson junctions are structured to have a first configuration or a second configuration;

the first configuration is a non-shorted Josephson junction, the non-shorted Josephson junction having a tunnel barrier defined as not being shorted; and

the second configuration is a shorted Josephson junction, the shorted Josephson junction being defined as having the shorted tunnel barrier.

7. The method of claim 6 , wherein a combination of the first configuration and the second configuration defines a binary representation.

8. The method of claim 6 , wherein a combination of the resonant frequencies, associated with the first configuration and the second configuration, defines a binary representation.

9. The method of claim 1 , wherein:

the resonant units having the Josephson junctions without the shorted tunnel barrier are configured to be read out as a first binary number; and

the resonant units having the one or more of the Josephson junctions with the shorted tunnel barrier are configured to be read out as a second binary number.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2017
From: BRINK, MARKUS; HERTZBERG, JARED B.; ROSENBLATT, SAMI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044129/0327 →
Continuity (2)
Continuation 15598928 · May 18, 2017
Related Publication 20180337322A1 · Nov 22, 2018