IP Library › Granted Patent US 10,693,001
Granted Patent B2
US 10,693,001 · App. 15/816,481 · Granted Jun 23, 2020

Semiconductor device

Inventors: Yuki Nakano (Kyoto, JP); Ryota Nakamura (Kyoto, JP)
Assignee: ROHM CO., LTD.
H01L29/7813H01L21/046H01L21/0485H01L29/1095H01L29/1608H01L29/4236H01L29/42368H01L29/45H01L29/66068H01L29/7802H01L29/7803H01L29/7805H01L29/0696H01L29/41766
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,693,001
App. No.
15/816,481
Granted
Jun 23, 2020
Kind
B2
Abstract

A semiconductor device includes a semiconductor layer made of SiC. A transistor element having an impurity region is formed in a front surface portion of the semiconductor layer. A first contact wiring is formed on a back surface portion of the semiconductor layer, and defines one electrode electrically connected to the transistor element. The first contact wiring has a first wiring layer forming an ohmic contact with the semiconductor layer without a silicide contact and a second wiring layer formed on the first wiring layer and having a resistivity lower than that of the first wiring layer.

Claims (43)

1. A semiconductor device, comprising:

a semiconductor layer made of SiC, the semiconductor layer having a front surface and a back surface;

a gate trench formed in a surface portion of the semiconductor layer;

a gate insulating film formed on an inner surface of the gate trench;

a gate electrode embedded in the gate trench and on the gate insulating film;

a body region of a second conductivity type formed in the semiconductor layer and defining one part of a side surface of the gate trench;

a source region of a first conductivity type formed on a front surface side of the body region in the semiconductor layer;

a source trench penetrating the source region from the front surface of the semiconductor layer;

a gate pad formed over a part of the semiconductor layer; and

a source conductive member covering most of the semiconductor device except the gate pad in a plan view, wherein

the source conductive member is in contact with the gate insulating film, the source region and an inner surface of the source trench,

the source conductive member includes a first layer and a second layer on the first layer such that an interface between the first layer and the second layer is positioned both inside and outside the source trench,

the body region includes a body contact region formed on a side surface of the source trench,

the source conductive member is in contact with the body contact region in the source trench,

the body contact region is covered with the source region from the front surface side of the semiconductor layer, and

the body contact region is not exposed from the front surface of the semiconductor layer.

2. The semiconductor device according to claim 1 , wherein the source trench has a depth that is deeper than a depth of the gate trench.

3. The semiconductor device according to claim 1 , further comprising a drain electrode formed on the back surface of the semiconductor layer.

4. The semiconductor device according to claim 3 , wherein the drain electrode has a multilayer structure.

5. The semiconductor device according to claim 1 , further comprising a second conductivity type layer formed in a bottom portion of the gate trench in the semiconductor layer.

6. The semiconductor device according to claim 1 , wherein the source trench has a width that is greater than a width of the gate trench.

7. The semiconductor device according to claim 1 , further comprising an insulating film covering the gate electrode such that the insulating film is protruded upward from the front surface of the semiconductor layer.

8. The semiconductor device according to claim 4 , wherein the multilayer structure includes: a polysilicon layer in a portion of the multilayer structure in contact with the semiconductor layer, and a metal layer on the polysilicon layer.

9. The semiconductor device according to claim 8 , wherein an intermediate layer is interposed between the polysilicon layer and the metal layer.

10. The semiconductor device according to claim 9 , wherein

the metal layer has a layer containing Al, and

the intermediate layer has a structure obtained by laminating a Ti layer and then a TiN layer from a side of the polysilicon layer.

11. The semiconductor device according to claim 1 , wherein

the gate insulating film has a bottom portion located on a bottom surface of the gate trench and a side portion located on the side surface of the gate trench, and

a thickness of the bottom portion and a thickness of the side portion are different from each other.

12. The semiconductor device according to claim 11 ,

wherein the thickness of the bottom portion of the gate insulating film is less than the thickness of the side portion of the gate insulating film.

13. The semiconductor device according to claim 12 , wherein the thickness of the bottom portion of the gate insulating film is 150 to 500 Å.

14. The semiconductor device according to claim 12 , wherein the thickness of the side portion of the gate insulating film is 300 to 1000 Å.

15. The semiconductor device according to claim 1 , wherein the source conductive member has a multilayer structure.

16. The semiconductor device according to claim 15 , wherein the multilayer structure includes: a polysilicon layer in a portion of the multilayer structure in contact with the semiconductor layer, and a metal layer on the polysilicon layer.

17. The semiconductor device according to claim 16 , wherein an intermediate layer is interposed between the polysilicon layer and the metal layer.

18. The semiconductor device according to claim 17 , wherein the intermediate layer protrudes from an inner portion of the source trench to a height higher than a surface of the source region in a vertical direction.

19. The semiconductor device according to claim 18 , wherein the intermediate layer includes Ti.

20. The semiconductor device according to claim 5 , wherein the second conductivity type layer is disposed to be spaced inward from the side surface of the gate trench.

21. The semiconductor device according to claim 17 , wherein the intermediate layer has a first curved portion and a second curved portion disposed over the first curved portion.

22. The semiconductor device according claim 21 , further comprising an insulating film covering the gate electrode such that the insulating film is protruded upward from the front surface of the semiconductor layer, wherein

the intermediate layer has a connecting portion disposed at a level between an upper surface of the insulating film and a lower surface of the insulating film in a thickness direction of the insulating film, where the first curved portion is connected to the second curved portion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2017
From: NAKANO, YUKI; NAKAMURA, RYOTA
To: ROHM CO., LTD.
Reel/Frame 044163/0207 →
Priority Claims (3)
JP 2008-330318 · Dec 25, 2008 · national
JP 2008-334480 · Dec 26, 2008 · national
JP 2009-293362 · Dec 24, 2009 · national
Continuity (5)
Continuation 15220367 · Jul 26, 2016
Continuation 14493715 · Sep 23, 2014
Continuation 13366966 · Feb 6, 2012
Division 12654620 · Dec 24, 2009
Related Publication 20180076317A1 · Mar 15, 2018
Cited By (1)
US 12,199,178