IP Library Granted Patent US 10,726,997
Granted Patent B2
US 10,726,997 · App. 15/818,413 · Granted Jul 28, 2020

Multilayer capacitor and method for manufacturing the same

Inventors: Young Wook Kim (Suwon-si, KR); Sung Min Cho (Suwon-si, KR); Seung Mo Lim (Suwon-si, KR); Jung Min Kim (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/30H01G4/12H01G4/224H01G4/232H01G4/085H01G4/1227
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,726,997
App. No.
15/818,413
Granted
Jul 28, 2020
Kind
B2
Abstract

A multilayer capacitor includes a capacitor body having a first surface and a second surface opposing each other, and a third surface and a fourth surface opposing each other while being connected to the first surface and the second surface. The multilayer capacitor includes dielectric layers, and a first internal electrode and a second internal electrode disposed alternately with the dielectric layers interposed therebetween and being exposed to the first and second surfaces, respectively; and an amorphous dielectric film disposed on at least the third and fourth surfaces of the capacitor body. The amorphous dielectric film may be in direct contact with the first and second internal electrodes.

Claims (18)

1. A multilayer capacitor, comprising:

a capacitor body having a first surface and a second surface opposing each other, a third surface and a fourth surface opposing each other while being connected to the first surface and the second surface, and a fifth surface and a sixth surface opposing each other while being connected to the first to fourth surfaces, and the capacitor body including dielectric layers and a first internal electrode and a second internal electrode disposed alternately with the dielectric layers interposed therebetween, the first internal electrode and the second internal electrode being exposed to the first and second surfaces, respectively; and

an amorphous dielectric film disposed directly on only an entirety of each of the third to sixth surfaces among the first to sixth surfaces, the amorphous dielectric film being in direct contact with the first and second internal electrodes exposed from the third and fourth surfaces,

wherein the amorphous dielectric film includes at least one dielectric selected from the group consisting of Al 2 O 3 , parylene, and combinations thereof, and

the amorphous dielectric film has a uniform thickness of 5 μm or less but greater than 0 μm.

2. The multilayer capacitor of claim 1 , wherein the amorphous dielectric film is formed using a deposition process.

3. The multilayer capacitor of claim 2 , wherein the deposition process includes any one of chemical vapor deposition (CVD), atomic layer deposition (ALD), and molecular vapor deposition (MVD).

4. The multilayer capacitor of claim 1 , further comprising: first and second external electrodes disposed on the first and second surfaces of the capacitor body, respectively, and being electrically connected to the first and second internal electrodes exposed to the first and second surfaces, respectively.

5. The multilayer capacitor of claim 1 , wherein the amorphous dielectric layer and the dielectric layers of the capacitor body are composed of different materials.

6. The multilayer capacitor of claim 1 , wherein the dielectric layers of the capacitor body include a high-k crystalline ceramic powder selected from the group consisting of a barium titanate (BaTiO 3 )-based powder, a lead-composite perovskite powder, and a strontium titanate (SrTiO 3 )-based powder.

7. A multilayer capacitor, comprising:

a capacitor body having a first surface and a second surface opposing each other, a third surface and a fourth surface opposing each other while being connected to the first surface and the second surface, and a fifth surface and a sixth surface opposing each other while being connected to the first to fourth surfaces, and the capacitor body including dielectric layers and a first internal electrode and a second internal electrode disposed alternately with the dielectric layers interposed therebetween, the first internal electrode and the second internal electrode being exposed to the first and second surfaces, respectively;

first and second external electrodes disposed on the first and second surfaces of the capacitor body, respectively, and being electrically connected to the first and second internal electrodes exposed to the first and second surfaces, respectively; and

an amorphous dielectric film disposed directly on only an entirety of each of the third to sixth surfaces among the first to sixth surfaces and, the amorphous dielectric film being in direct contact with the first and second internal electrodes,

wherein the amorphous dielectric layer and the dielectric layers of the capacitor body are composed of different materials,

the amorphous dielectric film includes at least one dielectric selected from the group consisting of Al 2 O 3 , parylene, and combinations thereof, and

the amorphous dielectric film has a uniform thickness of 5 μm or less but greater than 0 μm.

8. The multilayer capacitor of claim 7 , wherein the dielectric layers of the capacitor body include a high-k crystalline ceramic powder selected from the group consisting of a barium titanate (BaTiO 3 )-based powder, a lead-composite perovskite powder, and a strontium titanate (SrTiO 3 )-based powder.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2017
From: KIM, YOUNG WOOK; CHO, SUNG MIN; LIM, SEUNG MO; KIM, JUNG MIN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 044189/0058 →
Priority Claims (1)
KR 10-2017-0040000 · Mar 29, 2017 · national
Continuity (1)
Related Publication 20180286591A1 · Oct 4, 2018