IP Library Granted Patent US 10,431,315
Granted Patent B2
US 10,431,315 · App. 15/825,786 · Granted Oct 1, 2019

Operation method of a nonvolatile memory device for controlling a resume operation

Inventors: Ji-Sang Lee (Iksan-si, KR); Ji-Ho Cho (Suwon-si, KR); Byung-Soo Kim (Yongin-si, KR); Dong-Jin Shin (Seoul, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G11C16/3459G11C16/10G11C16/14G11C16/16G11C16/3445G11C11/5671G11C16/0483G11C2211/5621
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,431,315
App. No.
15/825,786
Granted
Oct 1, 2019
Kind
B2
Abstract

An operation method of a nonvolatile memory device for programming memory cells connected to a selected word line, the method including: performing a program operation; suspending the program operation after performing a first portion of the program operation; and resuming the program operation to perform a second portion of the program operation, wherein the program operation is resumed within a reference time after the program operation is suspended.

Claims (27)

1. An operation method of a nonvolatile memory device for erasing a selected memory block from among a plurality of memory blocks, the method comprising:

performing an erase operation;

suspending the erase operation after performing a first portion of the erase operation;

resuming the erase operation to perform a second portion of the erase operation, wherein the erase operation is resumed when a resume time, which is a time elapsed since the erase operation was suspended, is less than a reference time, wherein the reference time is a length of time for securing reliability of the erase operation with respect to a threshold voltage distribution of the suspended erase operation; and

erasing a memory block different than the selected memory block when the resume time is equal to or greater than the reference time.

2. An operation method of a nonvolatile memory device for erasing a selected memory block from among a plurality of memory blocks by sequentially performing a plurality of erase loops, the method comprising:

performing a first portion of an erase operation, wherein the erase operation comprises at least one of the plurality of erase loops;

suspending the erase operation after the performing of the first portion of the erase operation; and

resuming the erase operation after the suspending of the erase operation,

wherein the resuming of the erase operation after the suspending of the erase operation comprises:

determining whether a resume time has elapsed as much as a reference time, wherein the reference time is a length of time for securing reliability of the erase operation with respect to a threshold voltage distribution of the first portion of the erase operation;

when the resume time is less than the reference time, performing a second portion of the erase operation comprising the remainder of the plurality of erase loops; and

when the resume time is equal to or greater than the reference time, performing the plurality of erase loops starting from the beginning of the sequence to complete the erase operation for the selected memory block.

3. The operation method of claim 2 , wherein the suspending of the erase operation after the performing of the first portion of the erase operation comprises:

suspending the erase operation in response to a retrieve request received by the nonvolatile memory device; and

performing a read operation of the nonvolatile memory device.

4. The operation method of claim 2 , wherein,

when the resume time is equal to or greater than the reference time, performing a pre-program operation on the selected memory block.

5. The operation method of claim 4 , wherein, when the resume time is equal to or greater than the reference time, the performing of the pre-program operation on the selected memory block comprises:

applying a program voltage to a plurality of word lines connected to the selected memory block.

6. An operation method of a nonvolatile memory device for erasing a selected memory block from among a plurality of memory blocks by sequentially performing a plurality of erase loops, the method comprising:

performing a first portion of an erase operation, wherein the erase operation comprises at least one of the plurality of erase loops;

suspending the erase operation after the performing of the first portion of the erase operation; and

resuming the erase operation after the suspending of the erase operation,

wherein the resuming of the erase operation after the suspending of the erase operation further comprises:

determining whether a resume time, which corresponds to a time from when the erase operation is suspended until the erase operation resumes, has elapsed as much as a reference time, wherein the reference time is a length of time for securing reliability of the erase operation with respect to a threshold voltage distribution of the first portion of the erase operation; and

when the resume time is equal to or greater than the reference time, ignoring the first portion of the erase operation, and erasing a memory block different than the selected memory block.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 29, 2017
From: LEE, JI-SANG; CHO, JI-HO; KIM, BYUNG-SOO; SHIN, DONG-JIN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 044250/0042 →
Priority Claims (1)
KR 10-2017-0021728 · Feb 17, 2017 · national
Continuity (2)
Provisional Application 62427427 · Nov 29, 2016
Related Publication 20180151237A1 · May 31, 2018
Cited By (2)
US 12,386,535 US 12,658,268