IP Library Granted Patent US 11,342,375
Granted Patent B2
US 11,342,375 · App. 15/831,697 · Granted May 24, 2022

Semiconductor package and related methods

Inventor: Shou-Chian Hsu (Zhubei, TW)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L27/14632H01L27/14618H01L27/14685H01L27/14687H01L2224/12105H01L2224/13H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,342,375
App. No.
15/831,697
Granted
May 24, 2022
Kind
B2
Abstract

Implementations of image sensor packages may include an image sensor chip, a first layer including an opening therethrough coupled to a first side of the image sensor chip, and a optically transmissive cover coupled to the first layer. The optically transmissive cover, the first layer, and the image sensor chip may form a cavity within the image sensor. The image sensor package may also include at least one electrical contact coupled to a second side of the image sensor chip opposing the first side and an encapsulant coating an entirety of the sidewalls of the image sensor package.

Claims (11)

1. An image sensor package comprising:

an image sensor chip;

a first layer comprising a plurality of dams coupled to a first side of the image sensor chip;

an optically transmissive cover coupled to the plurality of dams, wherein the optically transmissive cover, the plurality of dams, and the image sensor chip comprise a cavity within the image sensor package;

a redistribution layer covering the second side of the image sensor chip;

at least one electrical contact coupled to a second side of the image sensor chip opposing the first side; and

an encapsulant coating an entirety of the sidewalls of the image sensor package;

wherein the encapsulant is a single encapsulant substantially covering five sides of the package.

2. The package of claim 1 , wherein the encapsulant comprises a solder mask.

3. The package of claim 1 , wherein the at least one electrical contact is a bump.

4. The package of claim 1 , wherein the encapsulant crosses all interfaces on the sidewalls of the package.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 046530, FRAME 0494 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064159/0524 →
PATENT SECURITY AGREEMENT Recorded Jul 11, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046530/0494 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2017
From: HSU, SHOU-CHIAN
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044298/0454 →
Continuity (1)
Related Publication 20190172864A1 · Jun 6, 2019