IP Library Granted Patent US 10,658,056
Granted Patent B2
US 10,658,056 · App. 15/852,785 · Granted May 19, 2020

Internal copy to handle NAND program fail

Inventors: Shankar Natarajan (Folsom, CA); Wayne Tran (Folsom, CA)
Assignee: Intel Corporation
G11C16/3459G11C11/5621G11C11/5628G11C11/5642G11C16/0483G11C16/10G11C16/102G11C16/34G11C16/3404G11C16/3409G11C16/3413G11C16/3436G11C16/3454G11C16/3463G11C29/72G11C29/74
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,658,056
App. No.
15/852,785
Granted
May 19, 2020
Kind
B2
Abstract

An embodiment of a semiconductor package apparatus may include technology to attempt to program data in a first portion of a nonvolatile memory, determine if the attempt was successful, and recover the data to a second portion of the nonvolatile memory with an internal data move operation if the attempt is determined to be not successful. Other embodiments are disclosed and claimed.

Claims (53)

1. An electronic processing system, comprising:

a processor;

nonvolatile memory communicatively coupled to the processor; and

logic communicatively coupled to the processor and the nonvolatile memory to:

attempt to program data in a first portion of the nonvolatile memory,

store the data in a cache of the nonvolatile memory prior to the attempt,

determine if the attempt was successful,

determine if the data stored in the cache of the nonvolatile memory is valid prior to recovery of the data, and

recover the data from the cache of the nonvolatile memory to a second portion of the nonvolatile memory with an internal data move operation if the attempt is determined to be not successful.

2. The system of claim 1 , wherein the logic is further to:

move the data from the cache of the nonvolatile memory to a temporary location of the nonvolatile memory with the internal data move operation; and

recover the data from the temporary location of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation.

3. The system of claim 2 , wherein the logic is further to:

move previously programmed data from the first portion of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation if the attempt is determined to be not successful.

4. The system of claim 1 , wherein the nonvolatile memory comprises a NAND memory.

5. A semiconductor package apparatus, comprising:

one or more substrates; and

logic coupled to the one or more substrates, wherein the logic is at least partly implemented in one or more of configurable logic and fixed-functionality hardware logic, the logic coupled to the one or more substrates to:

attempt to program data in a first portion of a nonvolatile memory,

store the data in a cache of the nonvolatile memory prior to the attempt,

determine if the attempt was successful,

determine if the data stored in the cache of the nonvolatile memory is valid prior to recovery of the data, and

recover the data from the cache of the nonvolatile memory to a second portion of the nonvolatile memory with an internal data move operation if the attempt is determined to be not successful.

6. The apparatus of claim 5 , wherein the logic is further to:

move the data from the cache of the nonvolatile memory to a temporary location of the nonvolatile memory with the internal data move operation; and

recover the data from the temporary location of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation.

7. The apparatus of claim 6 , wherein the logic is further to:

move previously programmed data from the first portion of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation if the attempt is determined to be not successful.

8. The apparatus of claim 5 , wherein the nonvolatile memory comprises a NAND memory.

9. A method of recovering data, comprising:

attempting to program data in a first portion of a nonvolatile memory;

storing the data in a cache of the nonvolatile memory prior to the attempt;

determining if the attempt was successful;

determining if the data stored in the cache of the nonvolatile memory is valid prior to recovery of the data; and

recovering the data from the cache of the nonvolatile memory to a second portion of the nonvolatile memory with an internal data move operation if the attempt is determined to be not successful.

10. The method of claim 9 , further comprising:

moving the data from the cache of the nonvolatile memory to a temporary location of the nonvolatile memory with the internal data move operation; and

recovering the data from the temporary location of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation.

11. The method of claim 10 , further comprising:

moving previously programmed data from the first portion of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation if the attempt is determined to be not successful.

12. The method of claim 9 , wherein the nonvolatile memory comprises a NAND memory.

13. At least one computer readable medium, comprising a set of instructions, which when executed by a computing device, cause the computing device to:

attempt to program data in a first portion of a nonvolatile memory;

store the data in a cache of the nonvolatile memory prior to the attempt;

determine if the attempt was successful;

determine if the data stored in the cache of the nonvolatile memory is valid prior to recovery of the data; and

recover the data from the cache of the nonvolatile memory to a second portion of the nonvolatile memory with an internal data move operation if the attempt is determined to be not successful.

14. The at least one computer readable medium of claim 13 , comprising a further set of instructions, which when executed by the computing device, cause the computing device to:

move the data from the cache of the nonvolatile memory to a temporary location of the nonvolatile memory with the internal data move operation; and

recover the data from the temporary location of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation.

15. The at least one computer readable medium of claim 14 , comprising a further set of instructions, which when executed by the computing device, cause the computing device to:

move previously programmed data from the first portion of the nonvolatile memory to the second portion of the nonvolatile memory with the internal data move operation if the attempt is determined to be not successful.

16. The at least one computer readable medium of claim 13 , wherein the nonvolatile memory comprises a NAND memory.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2023
From: INTEL CORPORATION
To: INTEL NDTM US LLC
Reel/Frame 064928/0832 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2018
From: NATARAJAN, SHANKAR; TRAN, WAYNE
To: INTEL CORPORATION
Reel/Frame 047132/0672 →
Continuity (1)
Related Publication 20190180830A1 · Jun 13, 2019
Cited By (1)
US 12,321,639