IP Library Granted Patent US 10,153,228
Granted Patent B2
US 10,153,228 · App. 15/859,801 · Granted Dec 11, 2018

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,228
App. No.
15/859,801
Granted
Dec 11, 2018
Kind
B2
Abstract

A semiconductor device includes a semiconductor substrate. The semiconductor substrate has a first main surface and a second main surface opposite to the first main surface, and includes a first conductive layer formed on the second main surface. A through hole penetrates through the semiconductor substrate from the first main surface to the second main surface, so that the first conductive layer formed on the second main surface is exposed at a bottom portion of the through hole. A seed layer is formed on a side surface of the through hole from the bottom portion of the through hole to the first main surface; a second conductive layer is formed on the seed layer; and a third conductive layer is selectively formed on the second conductive layer.

Claims (12)

1. A semiconductor device comprising:

a semiconductor substrate having a first main surface and a second main surface opposite to the first main surface;

a first conductive layer covering a part of the first main surface;

a through electrode connected to the first conductive layer, said through electrode including a seed layer, a first conductive plated layer, and a second conductive plated layer, said seed layer contacting with the semiconductor substrate through an insulation layer, said seed layer having an opening portion exposing the insulation layer, said first conductive plated layer being formed on the seed layer, said first conductive plated layer being filled in the opening portion and contacting with the insulation layer through the opening portion, said second conductive plated layer being formed on the first conductive plated layer; and

a second conductive layer formed on the second main surface, said second conductive layer being formed of the seed layer, the first conductive plated layer, and the second conductive plated layer,

wherein said first conductive plated layer has a first edge surface, and

said second conductive plated layer has a second edge surface flush with the first edge surface.

2. The semiconductor device according to claim 1 , further comprising a semiconductor element formed on the first main surface,

wherein said semiconductor element is electrically connected to the first conductive layer.

3. The semiconductor device according to claim 1 , wherein said first conductive plated layer has a first film thickness, and

said second conductive plated layer has a second film thickness greater than the first film thickness.

4. The semiconductor device according to claim 1 , wherein said through electrode is connected to a surface of the first conductive layer facing the first main surface.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2022
From: ACHLYS TECHNOLOGIES INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 060244/0398 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2022
From: LAPIS SEMICONDUCTOR CO., LTD.
To: ACHLYS TECHNOLOGIES INC.
Reel/Frame 059559/0280 →