IP Library › Granted Patent US 10,418,946
Granted Patent B2
US 10,418,946 · App. 15/864,400 · Granted Sep 17, 2019

Dual hysteretic control loop of envelope tracking

Inventors: Xiaofeng Lin (Irvine, CA); Leon Samuel Wang (Irvine, CA); Shengyuan Li (Irvine, CA); Junjie Lu (Irvine, CA); Xicheng Jiang (Irvine, CA)
Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
H03F1/0222H03F3/19H03F3/21H03F3/2173H03F2200/102H03F2200/387H03F2200/451H03F2200/462H03F2200/471H03F2200/78
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,418,946
App. No.
15/864,400
Granted
Sep 17, 2019
Kind
B2
Abstract

An envelope tracking device includes circuitry that senses a current of an input state of the envelope tracking device. The circuitry also senses an output voltage of the envelope tracking device, and turns on at least one of a first and a second output switches to generate an output current based on at least one of the sensed current and the sensed voltage.

Claims (30)

1. An envelope tracking device comprising:

circuitry configured to

sense a current of an input stage of the envelope tracking device;

sense an output voltage of the envelope tracking device; and

turn on at least one of a first and a second output switches to generate an output current based on at least one of the sensed current and the sensed voltage, wherein

the circuitry includes a current control loop to generate a first control voltage by comparing the sensed current to a first predetermined threshold, the first control voltage being used to control a state of the first and second output switches.

2. The envelope tracking device according to claim 1 , wherein the circuitry includes a voltage control loop to generate a second control voltage by comparing the sensed output voltage difference to a second predetermined threshold, the second control voltage being used to control the state of the first and second output switches.

3. The envelope tracking device according to claim 2 , wherein the circuitry includes a first hysteretic comparator configured to compare the sensed current to the first threshold in order to generate the first control voltage, the first hysteretic comparator having a first hysteresis.

4. The envelope tracking device according to claim 3 , wherein the circuitry includes a second hysteretic comparator configured to compare the sensed output voltage difference to the second threshold in order to generate the second control voltage, the second hysteretic comparator having a second hysteresis.

5. The envelope tracking device according to claim 4 , wherein the first threshold, the second threshold, the first hysteresis, and the second hysteresis are independently programmable.

6. The envelope tracking device according to claim 5 , wherein the first threshold, the second threshold, the first hysteresis, and the second hysteresis are programmable through a programmable register.

7. The envelope tracking device according to claim 3 , wherein the circuitry further includes a constant voltage source connected to an inverting input of the first hysteretic comparator and configured to set at least the first threshold.

8. The envelope tracking device according to claim 4 , wherein the circuitry further includes a tunable voltage offset source connected to add a predetermined offset to the sensed output voltage in order to set the second threshold.

9. The envelope tracking device according to claim 2 , wherein the circuitry further includes an OR gate connected between the first and second hysteretic comparators and the first and second output switches and configured to turn at least one of the first and second output switches on based on the first and second control voltages generated by the first and second hysteretic comparators.

10. The envelope tracking device according to claim 9 , wherein the circuitry includes an inverting buffer connected between an output of the OR gate and the first switch and an inverting buffer connected between the output of the OR gate and the second switch.

11. The envelope tracking device according to claim 3 , wherein the first hysteresis of the first hysteretic comparator is set using an offset current or an offset voltage.

12. The envelope tracking device according to claim 4 , wherein the second hysteresis of the second hysteretic comparator is set using an offset current or an offset voltage.

13. An envelope tracking device comprising:

circuitry configured to

sense a current of an input stage of the envelope tracking device;

sense an output voltage of the envelope tracking device; and

turn on at least one of a first and a second output switches to generate an output current based on at least one of the sensed current and the sensed voltage, wherein

the circuitry includes:

a preamplifier stage configured to receive an input signal and to generate an output based on the input signal; and

a buffer stage configured to receive the output of the preamplifier and to generate an output based on the output of the preamplifier.

14. The envelope tracking device according to claim 13 , wherein the circuitry senses the sensed current at an output of the buffer stage.

15. The envelope tracking device according to claim 13 , wherein the buffer stage is a supper source follower stage including a feedback loop to reduce an output impedance thereof.

16. The envelope tracking device according to claim 1 , further comprising an inductor connected to the first and second switches to maintain a constant current at an output of the envelope tracking device.

17. The envelope tracking device according to claim 16 , further comprising a bypass capacitor connected at the output of the envelope tracking device to block direct current.

18. The envelope tracking device according to claim 17 , wherein the circuitry senses the output voltage at a connection point of the bypass capacitor and the inductor.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER AND APPLICATION NOS. 13/237,550 AND 16/103,107 FROM THE MERGER PREVIOUSLY RECORDED ON REEL 047231 FRAME 0369. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048549/0113 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047231/0369 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2018
From: LIN, XIAOFENG; WANG, LEON SAMUEL; LI, SHENGYUAN; LU, JUNJIE; JIANG, XICHENG
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 044562/0078 →
Continuity (2)
Provisional Application 62443223 · Jan 6, 2017
Related Publication 20180198415A1 · Jul 12, 2018
Cited By (1)
US 12,499,851