IP Library Granted Patent US 10,373,835
Granted Patent B2
US 10,373,835 · App. 15/892,884 · Granted Aug 6, 2019

Method of lateral oxidation of nFET and pFET high-K gate stacks

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,373,835
App. No.
15/892,884
Granted
Aug 6, 2019
Kind
B2
Abstract

A method for fabricating a semiconductor circuit includes obtaining a semiconductor structure having a gate stack of material layers including a high-k dielectric layer; oxidizing in a lateral manner the high-k dielectric layer, such that oxygen content of the high-k dielectric layer is increased first at the sidewalls of the high-k dielectric layer; and completing fabrication of a n-type field effect transistor from the gate stack after laterally oxidizing the high-k dielectric layer of the gate stack.

Claims (19)

1. A method for fabricating a semiconductor circuit, the method comprising:

obtaining a semiconductor structure having a first gate stack and a second gate stack, each containing material layers that include a high-k dielectric layer and a work-function conductor layer;

oxidizing in a lateral manner (i) the high-k dielectric layer of the first gate stack, such that an oxygen content of the high-k dielectric layer of the first gate stack increases first at the sidewalls of the high-k dielectric layer of the first gate stack, (ii) the high-k dielectric layer of the second gate stack, such that the oxygen content of the high-k dielectric layer of the second gate stack increases first at the sidewalls of the high-k dielectric layer of the second gate stack, and (iii) the work-function conductor layer of the first gate stack, such that oxygen content increases first near the sidewalls of the work-function conductor layer of the first gate stack; and

fabricating (i) a n-type field effect transistor from the first gate stack after laterally oxidizing at least the high-k dielectric layer of the first gate stack, and (ii) a p-type field effect transistor from the second gate stack after laterally oxidizing at least the high-k dielectric layer of the second gate stack.

2. The method of claim 1 , wherein the high-k dielectric layer of the first gate stack and the high-k dielectric layer of the second gate stack are comprised of the same selection of dielectric material.

3. The method of claim 1 , wherein the high-k dielectric layer of the first gate stack and the high-k dielectric layer of the second gate stack are not comprised of the same selection of dielectric material.

4. The method of claim 1 , wherein the oxidizing further comprises achieving complete lateral oxidation of the high-k dielectric layer of the first gate stack, such that oxygen diffuses to the center of the high-k dielectric layer of the first gate stack.

5. The method of claim 4 , wherein oxidizing further comprises achieving complete lateral oxidation of the high-k dielectric layer of the second gate stack, such that oxygen diffuses to the center of the high-k dielectric layer of the second gate stack.

6. The method of claim 1 , wherein the oxidizing further comprises achieving partial lateral oxidation of the high-k dielectric layer of the first gate stack, such that oxygen does not diffuse to the center of the high-k dielectric layer of the first gate stack.

7. The method of claim 6 , wherein oxidizing further comprises achieving complete lateral oxidation of the high-k dielectric layer of the second gate stack, such that oxygen diffuses to the center of the high-k dielectric layer of the second gate stack.

8. The method of claim 1 , wherein the oxidizing further comprises achieving complete lateral oxidation of the high-k dielectric layer of the first gate stack.

9. The method of claim 8 , wherein oxidizing further comprises achieving partial lateral oxidation of the high-k dielectric layer of the second gate stack, such that oxygen does not diffuse to the center of the high-k dielectric layer of the second gate stack.

10. The method of claim 1 , wherein the oxidizing further comprises achieving partial lateral oxidation of the high-k dielectric layer of the first gate stack, such that oxygen does not diffuse to the center of the high-k dielectric layer of the first gate stack.

11. The method of claim 10 , wherein oxidizing further comprises achieving partial lateral oxidation of the high-k dielectric layer of the second gate stack, such that oxygen does not diffuse to the center of the high-k dielectric layer of the second gate stack.

12. The method of claim 1 , wherein oxidizing further comprises oxidizing in a lateral manner the work-function conductor layer of the second gate stack, such that oxygen content increases first near the sidewalls of the work-function conductor layer of the second gate stack.

13. The method of claim 1 , wherein the work-function conductor layer of the first gate stack and the work-function conductor layer of the second gate stack are of the same work-function conductor material.

14. The method of claim 13 , wherein the high-k dielectric layer of the first gate stack and the high-k dielectric layer of the second gate stack are of the same selection of dielectric material.

15. The method of claim 14 , wherein the work-function conductor layer of the first gate stack and the work-function conductor layer of the second gate stack are of the same work-function conductor material, and the high-k dielectric layer of the first gate stack and the high-k dielectric layer of the second gate stack are not of the same selection of dielectric material.

16. The method of claim 1 , wherein the work-function conductor layer of the first gate stack and the work-function conductor layer of the second gate stack are not of the same work-function conductor material, and the high-k dielectric layer of the first gate stack and the high-k dielectric layer of the second gate stack are not of the same selection of dielectric material.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2018
From: ANDO, TAKASHI; DENNARD, ROBERT H.; FRANK, MARTIN M.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044882/0755 →