IP Library Granted Patent US 10,269,436
Granted Patent B2
US 10,269,436 · App. 15/918,606 · Granted Apr 23, 2019

Non-volatile semiconductor storage device

Inventor: Naoki Matsunaga (Tokyo, JP)
Assignee: TOSHIBA MEMORY CORPORATION
G11C16/26G06F3/064G06F3/0619G06F3/0655G06F3/0679G06F11/1068G11C11/5628G11C11/5642G11C16/04G11C16/0483G11C16/06G11C16/3404G11C16/349G11C16/3495G11C29/52
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,269,436
App. No.
15/918,606
Granted
Apr 23, 2019
Kind
B2
Abstract

According to one embodiment, there is provided a non-volatile semiconductor storage device including a non-volatile memory, a monitoring section, a determining section, and a notification processing section. The non-volatile memory includes a plurality of memory cells driven by word lines and a voltage generating section that generates a read voltage to be applied to the word lines. The monitoring section monitors a change in a threshold distribution of the plurality of memory cells upon performing a read processing to read data from the plurality of memory cells by applying the read voltage to the word lines. The determining section determines a degree of deterioration of the non-volatile memory in accordance with a monitoring result by the monitoring section. The notification processing section notifies a life of the non-volatile memory in accordance with a determining result by the determining section.

Claims (92)

1. A storage system comprising:

a non-volatile memory including a plurality of memory cells; and

a controller configured to perform at least one of a first operation, a second operation, a third operation, and a fourth operation,

the first operation including

monitoring a number of reading operations in a read processing until the read processing succeeds, while repeatedly performing the read processing by gradually changing a read voltage in one of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the second operation including

monitoring an amount of change of a read voltage from a default value in a read processing when the read processing succeeds, while repeatedly performing the read processing by gradually changing the read voltage in one of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the third operation including

monitoring a number of bit errors in data in the plurality of memory cells in performing a read processing, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the fourth operation including

monitoring a number of reading operations in a read processing until the read processing succeeds or an amount of change of a read voltage from a default value in a read processing when the read processing succeeds, while repeatedly performing the read processing by gradually changing the read voltage in both of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring.

2. The storage system according to claim 1 ,

wherein the first operation includes

comparing the monitored number of reading operations in the read processing with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

3. The storage system according to claim 1 ,

wherein the second operation includes

comparing the monitored amount of change of the read voltage with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

4. The storage system according to claim 1 ,

wherein the third operation includes

comparing the monitored number of bit errors with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

5. The storage system according to claim 1 ,

wherein the fourth operation includes

comparing, with a predetermined threshold, the monitored number of reading operations in the read processing or the monitored amount of change of the read voltage, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

6. The storage system according to claim 1 ,

wherein the storage system is connectable to a host apparatus including a display device, and

the controller is further configured to notify, via the display device, a life of the non-volatile memory based on the determined degree of deterioration of the non-volatile memory.

7. A method of controlling a non-volatile memory including a plurality of memory cells, the method comprising:

performing at least one of a first operation, a second operation, a third operation, and a fourth operation,

the first operation including

monitoring a number of reading operations in a read processing until the read processing succeeds, while repeatedly performing the read processing by gradually changing a read voltage in one of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the second operation including

monitoring an amount of change of a read voltage from a default value in a read processing when the read processing succeeds, while repeatedly performing the read processing by gradually changing the read voltage in one of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the third operation including

monitoring a number of bit errors in data in the plurality of memory cells in performing a read processing, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring;

the fourth operation including

monitoring a number of reading operations in a read processing until the read processing succeeds or an amount of change of a read voltage from a default value in a read processing when the read processing succeeds, while repeatedly performing the read processing by gradually changing the read voltage in both of an increasing direction and a lowering direction, and

determining a degree of deterioration of the non-volatile memory in accordance with a result of the monitoring.

8. The method according to claim 7 ,

wherein the first operation includes

comparing the monitored number of reading operations in the read processing with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

9. The method according to claim 7 ,

wherein the second operation includes

comparing the monitored amount of change of the read voltage with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

10. The method according to claim 7 ,

wherein the third operation includes

comparing the monitored number of bit errors with a predetermined threshold, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

11. The method according to claim 7 ,

wherein the fourth operation includes

comparing, with a predetermined threshold, the monitored number of reading operations in the read processing or the monitored amount of change of the read voltage, and

determining the degree of deterioration of the non-volatile memory in accordance with a comparison result thereof.

12. The method according to claim 7 , further comprising:

connecting to a host apparatus including a display device, and

notifying, via the display device, a life of the non-volatile memory based on the determined degree of deterioration of the non-volatile memory.

13. A storage system comprising:

a non-volatile memory including a plurality of memory cells; and

a controller configured to perform a read processing to read data from the plurality of memory cells, to obtain a distribution of read-related parameters which indirectly indicates a change in a threshold distribution, and to determine a degree of deterioration of the non-volatile memory based on the obtained distribution,

wherein the controller compares the obtained distribution with a first threshold to determine the degree of deterioration of the non-volatile memory, and further compares a comparison result with a second threshold to determine the degree of deterioration of the non-volatile memory.

14. The storage system according to claim 13 ,

wherein the obtained distribution of the read-related parameters includes a distribution of the reading numbers of the plurality of memory cells, and

the first threshold includes a number threshold.

15. The storage system according to claim 14 ,

wherein the comparison result includes a frequency of the reading numbers that is at or more than the number threshold, and

the second threshold includes a frequency threshold.

16. The storage system according to claim 13 ,

wherein the obtained distribution of the read-related parameters includes a distribution of changing amounts of the read voltage of the plurality of memory cells, and

the first threshold includes a changing amount threshold.

17. The storage system according to claim 16 ,

wherein the comparison result includes a frequency of the changing amounts of the read voltage that is at or more than the changing amount threshold, and

the second threshold includes a frequency threshold.

18. The storage system according to claim 13 ,

wherein the obtained distribution of the read-related parameters includes a distribution of bit error numbers of the plurality of memory cells, and

the first threshold includes a bit error number threshold.

19. The storage system according to claim 18 ,

wherein the comparison result includes a frequency of the bit error numbers that is at or more than the bit error number threshold, and

the second threshold includes a frequency threshold.

20. The storage system according to claim 13 ,

wherein the storage system is connectable to a host apparatus including a display device, and

the controller notifies, via the display device, the obtained distribution of the read-related parameters, the first threshold, the comparison result, and the second threshold.

Assignments (3)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
Priority Claims (1)
JP 2011-269942 · Dec 9, 2011 · national
Continuity (5)
Continuation 15581904 · Apr 28, 2017
Continuation 15257773 · Sep 6, 2016
Continuation 14331893 · Jul 15, 2014
Continuation 13531791 · Jun 25, 2012
Related Publication 20180204623A1 · Jul 19, 2018