IP Library Granted Patent US 11,380,621
Granted Patent B2
US 11,380,621 · App. 15/928,534 · Granted Jul 5, 2022

Susceptor for holding a semiconductor wafer having an orientation notch, a method for depositing a layer on a semiconductor wafer, and semiconductor wafer

Inventors: Reinhard Schauer (Laufen, DE); Christian Hager (Kastl, DE)
Assignee: SILTRONIC AG
H01L23/544C23C16/24C23C16/4585C30B25/12C30B25/20C30B29/06H01L21/02381H01L21/02428H01L21/02532H01L21/02634H01L21/68H01L21/68735H01L21/68785H01L29/16H01L2223/54426H01L2223/54493
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,380,621
App. No.
15/928,534
Granted
Jul 5, 2022
Kind
B2
Abstract

A semiconductor wafer processing susceptor for holding a wafer having an orientation notch during deposition of a layer on the wafer, having a placement surface for supporting the semiconductor wafer in the rear edge region of the wafer, the placement surface having a stepped outer delimitation, and an indentation of the outer delimitation of the placement surface for placement of the partial region of the edge region of the rear side of the wafer in which the orientation notch is located onto a partial region of the placement surface delimited by the indentation of the outer delimitation of the placement surface. The susceptor is used in a method for depositing a layer on a wafer having an orientation notch, and wafers made of monocrystalline silicon upon which layers are deposited using the susceptor have greater local flatness on both front and rear sides proximate the orientation notch.

Claims (18)

1. A method for depositing a layer on a semiconductor wafer having an outer edge and having an orientation notch, comprising:

a) placing the wafer on a susceptor during the deposition of a layer on a front side of the semiconductor wafer, the susceptor comprising:

a)i) a placement surface for receiving the semiconductor wafer in an edge region of a rear side of the semiconductor wafer, the placement surface having an inner diameter which is smaller than the diameter of the wafer;

a)ii) an upwardly stepped outer delimitation of the placement surface forming a circular wafer-receiving pocket;

a)iii) a radially inward protrusion of the upwardly stepped outer delimitation of the placement surface around which the orientation notch of a wafer is to be placed, configured such that the protrusion is in a spaced relationship with the wafer orientation notch; and

a)iv) a radially inward protrusion of the placement surface in a region of the radially inward protrusion of the upwardly stepped outer delimitation of the placement surface, wherein the wafer is placed onto the susceptor such that a partial region of the edge region of the rear side of the semiconductor wafer in which the orientation notch is located is on the radially inward protrusion of the placement surface;

b) supplying a process gas to the front side of the semiconductor wafer while rotating the susceptor; and

c) depositing the layer on the front side of the semiconductor wafer,

wherein the upwardly stepped outer delimitation surface of the susceptor and the radially inward protrusion thereof are configured to receive a semiconductor wafer having an orientation notch so as to provide a uniform distance between all portions of the wafer including its orientation notch and the upwardly stepped outer delimitation of the placement surface.

2. The method of claim 1 , wherein a top surface of the susceptor which extends radially outward from the upwardly stepped outer delimitation of the placement surface, is uniformly flat.

3. The method of claim 1 , wherein an epitaxial layer is deposited on the front side of the semiconductor wafer.

4. The method of claim 1 , wherein an epitaxial layer comprising silicon is deposited on a monocrystalline semiconductor wafer comprising silicon, the thickness of the epitaxial layer being not less than 1.5 μm and not greater than 5 μm.

5. The method of claim 1 , wherein the placement surface is arranged horizontally.

6. The method of claim 1 , wherein the placement surface is not horizontal, but is arranged sloping inward, with an angle of inclination not greater than 3°.

7. The method of claim 1 , wherein the radially inward protrusion of the placement surface extends at least as far radially inward as the orientation notch of the wafer after placement of the semiconductor wafer onto the susceptor.

8. The method of claim 1 , wherein the susceptor has a single radially inward protrusion of the upwardly stepped delimitation of the placement surface and a single radially inward protrusion of the placement surface in the region of the radially inward protrusion of the upwardly stepped outer delimitation of the placement surface.

9. The method of claim 1 , wherein the susceptor has a bottom plate below the wafer, the bottom plate containing micropores.

10. The method of claim 6 , wherein the sloped placement surface has a curved profile.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE DATE OF THE CHANGE OF ADDRESS FROM 03/12/2020 TO 12/03/2020 PREVIOUSLY RECORDED AT REEL: 056719 FRAME: 0881. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 1, 2021
From: SILTRONIC AG
To: SILTRONIC AG
Reel/Frame 057561/0451 →
CHANGE OF ADDRESS Recorded Jun 30, 2021
From: SILTRONIC AG
To: SILTRONIC AG
Reel/Frame 056719/0881 →