IP Library Granted Patent US 10,438,832
Granted Patent B2
US 10,438,832 · App. 15/951,570 · Granted Oct 8, 2019

Semiconductor device, semiconductor wafer and semiconductor device manufacturing method

Inventors: Masamichi Yanagida (Gunma-ken, JP); Nobuyoshi Matsuura (Gunma-ken, JP)
Assignee: uPI SEMICONDUCTOR CORP.
H01L21/6836H01L21/304H01L21/3043H01L21/78H01L23/3114H01L2221/68327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,438,832
App. No.
15/951,570
Granted
Oct 8, 2019
Kind
B2
Abstract

A semiconductor device manufacturing method is disclosed. The semiconductor device manufacturing method includes: a preparation step of preparing a semiconductor wafer; a removal step of removing a thickness part of the semiconductor wafer; and a cutting step of cutting the semiconductor wafer. In the removal step, a rib-shaped portion partially raised on a second main surface of the semiconductor wafer is used as an alignment mark, so that a cutter can align with the semiconductor wafer.

Claims (25)

1. A semiconductor device, comprising:

a semiconductor substrate having a first surface and a second surface opposite to the first surface, wherein a diffusion region is formed in the semiconductor substrate;

a conductive pattern formed on the first surface and electrically connected with the diffusion region; and

a peripheral protrusion formed at a peripheral portion of the second surface and protruding outwardly along a thickness direction.

2. The semiconductor device of claim 1 , wherein the second surface with the peripheral protrusion is covered by a back metal.

3. A semiconductor wafer, comprising:

a semiconductor substrate, wherein a plurality of semiconductor device portions is arranged in matrix on the semiconductor substrate;

a first surface, wherein a conductive pattern is disposed on the first surface and electrically connected with a diffusion region formed in the semiconductor device portion;

a second surface opposite to the first surface; and

a rib-shaped portion, formed on the second surface corresponding to a region between the semiconductor device portions, protruding outwardly along a thickness direction and formed in a lattice shape as a whole.

4. The semiconductor wafer of claim 3 , wherein the second surface with the rib-shaped portion is covered by a back metal.

5. A semiconductor device manufacturing method, comprising:

a preparation step of preparing a semiconductor wafer, comprising:

arranging a plurality of semiconductor device portions in matrix on a semiconductor substrate;

disposing a conductive pattern on a first surface wherein the conductive pattern is electrically connected with a diffusion region formed in the semiconductor device portion; and

providing a second surface opposite to the first surface;

a removal step of removing a thickness part of the semiconductor wafer corresponding to the semiconductor device portion from the second surface; and

a cutting step of cutting the semiconductor wafer into the semiconductor device portion,

in the removal step, a rib-shaped portion protruding outwardly along a thickness direction is formed on the second surface corresponding to a region between the semiconductor device portions,

in the cutting step, cutting the semiconductor wafer along the rib-shaped portion.

6. The semiconductor device manufacturing method of claim 5 , wherein in the removal step, a thickness of a peripheral portion of the semiconductor wafer is kept.

7. The semiconductor device manufacturing method of claim 5 , wherein in the removal step, under a condition that the first surface of the semiconductor wafer is adhered with a first tape, the second surface of the semiconductor wafer is pushed and grinded by a grinder, and the semiconductor wafer corresponding to a region between the semiconductor device portions is deformed toward the first surface to form the rib-shaped portion on the second surface corresponding to the region between the semiconductor device portions.

8. The semiconductor device manufacturing method of claim 7 , wherein in the cutting step, the semiconductor wafer is cut under the condition that the first surface of the semiconductor wafer is adhered with the first tape.

9. The semiconductor device manufacturing method of claim 8 , wherein in the cutting step, the semiconductor wafer is cut under the condition that the first tape is adhered with a second tape.

10. The semiconductor device manufacturing method of claim 6 , wherein in the removal step, under a condition that the first surface of the semiconductor wafer is adhered with a first tape, the second surface of the semiconductor wafer is pushed and grinded by a grinder, and the semiconductor wafer corresponding to a region between the semiconductor device portions is deformed toward the first surface to form the rib-shaped portion on the second surface corresponding to the region between the semiconductor device portions.

Assignments (2)
MERGER Recorded Jul 3, 2019
From: UBIQ SEMICONDUCTOR CORP.
To: UPI SEMICONDUCTOR CORP.
Reel/Frame 049672/0903 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2018
From: YANAGIDA, MASAMICHI; MATSUURA, NOBUYOSHI
To: UBIQ SEMICONDUCTOR CORP.
Reel/Frame 045521/0744 →
Priority Claims (1)
JP 2017-079523 · Apr 13, 2017 · national
Continuity (1)
Related Publication 20180301366A1 · Oct 18, 2018