IP Library Granted Patent US 10,388,862
Granted Patent B1
US 10,388,862 · App. 15/951,873 · Granted Aug 20, 2019

Highly selective ion beam etch hard mask for sub 60nm MRAM devices

Inventors: Yi Yang (Fremont, CA); Dongna Shen (San Jose, CA); Yu-Jen Wang (San Jose, CA)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L43/12H01L27/222H01L43/02H01L43/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,388,862
App. No.
15/951,873
Granted
Aug 20, 2019
Kind
B1
Abstract

A via connection is provided through a dielectric layer to a bottom electrode. A MTJ stack is deposited on the dielectric layer and via connection. A top electrode is deposited on the MTJ stack. A selective hard mask and then a dielectric hard mask are deposited on the top electrode. The dielectric and selective hard masks are patterned and etched. The dielectric and selective hard masks and the top electrode are etched wherein the dielectric hard mask is removed. The top electrode is trimmed using IBE at an angle of 70 to 90 degrees. The selective hard mask, top electrode, and MTJ stack are etched to form a MTJ device wherein over etching into the dielectric layer surrounding the via connection is performed and re-deposition material is formed on sidewalls of the dielectric layer underlying the MTJ device and not on sidewalls of a barrier layer of the MTJ device.

Claims (8)

1. A magnetic tunneling junction (MTJ) comprising:

a sub-60 nm MTJ device; and

a bottom electrode underlying said MTJ device and connected to said MTJ device by a metal via through a dielectric layer wherein said metal via has a width at least 5 nm narrower than said MTJ device wherein any metal re-deposition material lies on sidewalls of said dielectric layer and said MTJ device below a tunneling barrier layer.

2. The MTJ according to claim 1 wherein said metal via comprises Ta, Ti, TaN, TiN, W, Cu, Mg, Ru, Cr, Co, Fe, Ni or their alloys having a width of less than 30 nm.

3. The MTJ according to claim 1 wherein said dielectric layer comprises SiO 2 , SiN, SiON, SiC or SiCN.

4. The MTJ according to claim 1 further comprising:

a top electrode on said MTJ device; and

an encapsulation of said MTJ device and said top electrode with a dielectric or metal oxide comprising SiO 2 , SiN, SiON, SiC, SiCN, Al 2 O 3 or MgO.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2019
From: HEADWAY TECHNOLOGIES, INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 048692/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2018
From: YANG, YI; SHEN, DONGNA; WANG, YU-JEN
To: HEADWAY TECHNOLOGIES, INC
Reel/Frame 045936/0913 →