Via structure and methods thereof
A semiconductor device includes a substrate having a channel region; a gate stack over the channel region; a seal spacer covering a sidewall of the gate stack, the seal spacer including silicon nitride; a gate spacer covering a sidewall of the seal spacer, the gate spacer including silicon oxide, the gate spacer having a first vertical portion and a first horizontal portion; and a first dielectric layer covering a sidewall of the gate spacer, the first dielectric layer including silicon nitride.
1. A device, comprising:
a substrate;
a first dielectric layer over the substrate;
a second dielectric layer over the first dielectric layer, the first and second dielectric layers having different material compositions; and
a via extending through the second and first dielectric layers, the via having an upper portion surrounded by the second dielectric layer and a lower portion surrounded by the first dielectric layer, the lower portion of the via having a bottom-surface area that is larger than a smallest cross-sectional area of the upper portion of the via, wherein the via includes a barrier layer in physical contact with the second and first dielectric layers and extending continuously through the second and first dielectric layers.
2. The device of claim 1 , wherein the first dielectric layer includes a first sub-layer having a first aluminum-containing material and a second sub-layer having a second aluminum-containing material, the first and second aluminum-containing materials being different.
3. The device of claim 2 , wherein the first dielectric layer further includes a third sub-layer having oxygen-doped silicon carbide, and wherein the third sub-layer is interposed between the first and second sub-layers.
4. The device of claim 2 , wherein the first aluminum-containing material includes aluminum nitride and the second aluminum-containing material includes aluminum oxide.
5. The device of claim 4 , wherein the first sub-layer is thinner than the second sub-layer.
6. The device of claim 4 , wherein the first sub-layer is in physical contact with the substrate.
7. The device of claim 1 , wherein the upper portion of the via has a tapered sidewall.
8. The device of claim 1 , wherein the lower portion of the via has a rounded corner.
9. The device of claim 1 , wherein the via has a smallest cross-sectional area located below a top surface of the first dielectric layer.
10. The device of claim 1 , wherein a height of the lower portion of the via is smaller than a height of the upper portion of the via.
11. The device of claim 1 , wherein the via has a height ranging from about 15 nm to about 200 nm.
12. The device of claim 1 , wherein the barrier layer conformally covers inner sidewalls of the second and first dielectric layers.
13. An integrated circuit structure, comprising:
a substrate;
an etch stop layer over the substrate;
a low-k dielectric layer over the etch stop layer; and
a conductive feature extending through the low-k dielectric layer and the etch stop layer, wherein the conductive feature has an upper portion in the low-k dielectric layer and a lower portion in the etch stop layer, wherein the lower portion is in physical contact with the etch stop layer, wherein the lower portion has a largest cross-sectional area located below a top surface of the etch stop layer, and wherein the lower portion has a smallest cross-sectional area located below the top surface of the etch stop layer and above where the largest cross-sectional area is located, the smallest cross-sectional area being smaller than the largest cross-sectional area.
14. The integrated circuit structure of claim 13 , wherein the upper portion of the conductive feature has a tapered sidewall and the lower portion of the conductive feature has a rounded corner.
15. The integrated circuit structure of claim 13 , wherein the substrate includes a metal trace, and wherein the conductive feature is in physical contact with the metal trace.
16. The integrated circuit structure of claim 13 , wherein the substrate includes a transistor, and wherein the conductive feature is in physical contact with one of source, drain, and gate terminals of the transistor.
17. The integrated circuit structure of claim 13 , wherein the etch stop layer includes one or more of: aluminum nitride, aluminum oxide, and silicon carbide.
18. A semiconductor device, comprising:
a substrate;
a first etch stop layer over the substrate;
a second etch stop layer over the first etch stop layer, wherein the second and first etch stop layers include different material compositions;
a low-k dielectric layer over the second etch stop layer; and
a via extending through the low-k dielectric layer, the second etch stop layer, and the first etch stop layer, wherein the via has a first sidewall tapered inwardly towards a center of the via and a second sidewall tapered outwardly away from the center of the via, and wherein the first sidewall and the second sidewall intersect at a top surface of the first etch stop layer.
19. The semiconductor device of claim 18 , wherein a bottom portion of the via has a rounded corner.
20. The semiconductor device of claim 18 , wherein the via has a bottom surface and a top surface, and wherein the bottom surface has a larger area than the top surface.