IP Library › Granted Patent US 10,490,511
Granted Patent B2
US 10,490,511 · App. 15/973,541 · Granted Nov 26, 2019

Microelectronic assembly with electromagnetic shielding

Inventors: Ruey-Bo Sun (Taipei, TW); Wen-Chou Wu (Hsinchu, TW)
Assignee: MEDIATEK INC.
H01L23/552H01L23/06H01L23/373H01L23/645H01L23/66H01L25/0655H05K1/0203H05K1/0216H05K7/20454H05K9/0032H01L24/16H01L2224/16225H05K1/0215H05K2201/09972H05K2201/1056H05K2201/10371
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,490,511
App. No.
15/973,541
Granted
Nov 26, 2019
Kind
B2
Abstract

A microelectronic assembly includes a substrate and a first microelectronic component mounted on the substrate. The first microelectronic component includes a digital/analog IP block and a RF IP block. A shielding case is mounted on the substrate. The shielding case includes a plurality of sidewalls, one intermediate wall, and a lid. A thermal interface material (TIM) layer is situated between the lid and the first microelectronic component. A noise suppressing structure is interposed between the TIM layer and the first microelectronic component.

Claims (39)

1. A microelectronic assembly, comprising:

a substrate;

a first microelectronic component mounted on the substrate, wherein the first microelectronic component comprises a digital/analog IP block and a RF IP block;

a second microelectronic component mounted on the substrate, wherein the first microelectronic component and the second microelectronic component are mounted on the substrate in a side-by-side manner;

a shielding case mounted on the substrate, wherein the shielding case comprises a plurality of sidewalls, one intermediate wall, and a lid, wherein the first microelectronic component and the second microelectronic component are disposed in two separated compartments respectively within the shielding case, and wherein the intermediate wall is interposed between the first microelectronic component and the second microelectronic component;

a thermal interface material (TIM) layer situated between the lid and the first microelectronic component; and

a noise suppressing structure interposed between the TIM layer and the first microelectronic component.

2. The microelectronic assembly according to claim 1 , wherein the first microelectronic component is mounted on the substrate through a plurality of conductive terminals.

3. The microelectronic assembly according to claim 2 , wherein the conductive terminals comprise bumps or solder balls.

4. The microelectronic assembly according to claim 1 , wherein the first microelectronic component is a RF System-on-Chip (SoC) or a RF System-in-Package (SiP).

5. The microelectronic assembly according to claim 4 , wherein the second microelectronic component is a memory package or an Ethernet circuit.

6. The microelectronic assembly according to claim 1 , wherein the digital/analog IP block of the first microelectronic component is closer to the intermediate wall than the RF IP block.

7. The microelectronic assembly according to claim 1 , wherein the shielding case is a metal shielding case.

8. The microelectronic assembly according to claim 7 , wherein the shielding case is made of copper (Cu) and nickel (Ni).

9. The microelectronic assembly according to claim 1 , wherein no slot, aperture, trench or opening is formed in the lid.

10. The microelectronic assembly according to claim 1 , wherein the intermediate wall is electrically connected to a ground plane of the substrate through soldering and a conductive pad disposed directly under the intermediate wall.

11. The microelectronic assembly according to claim 10 , wherein the noise suppressing structure comprises a connecting portion with its distal end adhered to the intermediate wall such that the noise suppressing structure is electrically coupled to the ground plane of the substrate through the connecting portion and the intermediate wall.

12. The microelectronic assembly according to claim 1 , wherein the TIM layer is in direct contact with the lid and the noise suppressing structure.

13. The microelectronic assembly according to claim 12 , wherein the noise suppressing structure is in direct contact with the first microelectronic component.

14. The microelectronic assembly according to claim 1 , wherein the noise suppressing structure covers entire top surface of the first microelectronic component, and the TIM layer is not in direct contact with the first microelectronic component.

15. The microelectronic assembly according to claim 1 , wherein the noise suppressing structure is composed of a flexible material capable of suppressing the noise generated by the digital/analog IP block and blocking noise coupling through the TIM layer and the lid.

16. The microelectronic assembly according to claim 15 , wherein the noise suppressing structure comprises conductive fabric, a copper foil, a metal film, or a copper-plated polyester cloth with an electrically conductive adhesive.

17. A microelectronic assembly, comprising:

a substrate;

a first microelectronic component mounted on the substrate, wherein the first microelectronic component comprises a digital/analog IP block and a RF IP block;

a second microelectronic component mounted on the substrate, wherein the first microelectronic component and the second microelectronic component are mounted on the substrate in a side-by-side manner;

a shielding case mounted on the substrate, wherein the shielding case comprises a plurality of sidewalls and a lid, wherein the first microelectronic component and the second microelectronic component are disposed in two separated compartments respectively within the shielding case;

a thermal interface material (TIM) layer situated between the lid and the first microelectronic component; and

a noise suppressing structure interposed between the TIM layer and the first microelectronic component, wherein the noise suppressing structure is electrically connected to a ground plane of the substrate through soldering or a conductive pad.

18. The microelectronic assembly according to claim 17 , wherein the noise suppressing structure is electrically connected to a directly grounded part of the plurality of sidewalls of the shielding case, and the noise suppressing structure is disposed closer to the noisy digital/analog IP block than the RF IP block.

19. A microelectronic assembly, comprising:

a substrate;

a first microelectronic component mounted on the substrate, wherein the first microelectronic component comprises a digital/analog IP block and a RF IP block;

a second microelectronic component mounted on the substrate, wherein the first microelectronic component and the second microelectronic component are mounted on the substrate in a side-by-side manner;

a shielding case mounted on the substrate, wherein the shielding case comprises a plurality of sidewalls and a lid, wherein the first microelectronic component and the second microelectronic component are disposed in two separated compartments respectively within the shielding case; and

a noise suppressing structure disposed directly on the first microelectronic component.

20. The microelectronic assembly according to claim 19 , wherein the noise suppressing structure is in direct contact with the first microelectronic component.

21. The microelectronic assembly according to claim 19 further comprising:

an air gap between the noise suppressing structure and the lid.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2018
From: SUN, RUEY-BO; WU, WEN-CHOU
To: MEDIATEK INC.
Reel/Frame 045736/0818 →
Continuity (2)
Provisional Application 62513496 · Jun 1, 2017
Related Publication 20180350751A1 · Dec 6, 2018