IP Library › Granted Patent US 10,438,842
Granted Patent B2
US 10,438,842 · App. 16/003,126 · Granted Oct 8, 2019

Method of fabricating contact hole

Inventors: Feng-Yi Chang (Tainan, TW); Shih-Fang Tzou (Tainan, TW); Fu-Che Lee (Taichung, TW); Hsin-Yu Chiang (Kaohsiung, TW); Yu-Ching Chen (Kaohsiung, TW)
Assignees: UNITED MICROELECTRONICS CORP.; Fujian Jinhua Ingtegrated Circuit Co., Ltd.
H01L21/76805H01L21/31116H01L21/31144H01L21/76897
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,438,842
App. No.
16/003,126
Granted
Oct 8, 2019
Kind
B2
Abstract

A method of fabricating a contact hole includes the steps of providing a conductive line, a mask layer covering and contacting the conductive line, a high-k dielectric layer covering and contacting the mask layer, and a first silicon oxide layer covering and contacting the high-k dielectric layer, wherein the high-k dielectric layer includes a first metal oxide layer, a second metal oxide layer and a third metal oxide layer stacked from bottom to top. A dry etching process is performed to etch the first silicon oxide layer, the high-k dielectric layer, and the mask layer to expose the conductive line and form a contact hole. Finally, a wet etching process is performed to etch the first silicon oxide layer, the third metal oxide layer and the second metal oxide layer to widen the contact hole, and the first metal oxide layer remains after the wet etching process.

Claims (12)

1. A method of fabricating a contact hole, comprising:

providing a conductive line, a mask layer covering and contacting the conductive line, a high-k dielectric layer covering and contacting the mask layer, and a first silicon oxide layer covering and contacting the high-k dielectric layer, wherein the high-k dielectric layer comprises a first metal oxide layer, a second metal oxide layer and a third metal oxide layer stacked from bottom to top;

performing a dry etching process to etch the first silicon oxide layer, the high-k dielectric layer, and the mask layer to expose the conductive line and form a contact hole; and

performing a wet etching process to etch the first silicon oxide layer, the third metal oxide layer and the second metal oxide layer to widen the contact hole, and the first metal oxide layer remains after the wet etching process.

2. The method of fabricating a contact hole of claim 1 , wherein the first metal oxide layer is zirconium oxide, the second metal oxide layer is aluminum oxide and the third metal oxide layer is zirconium oxide.

3. The method of fabricating a contact hole of claim 1 , further comprising:

forming an etching mask to cover the first silicon oxide layer before the dry etching process;

during the dry etching process, etching the first silicon oxide layer, the high-k dielectric layer and the mask layer by taking the etching mask as a mask; and

removing the etching mask before the wet etching process and after forming the contact hole.

4. The method of fabricating a contact hole of claim 3 , wherein the mask layer is silicon carbonitride, and when removing the etching mask, part of the mask layer is oxidized to become a second silicon oxide layer, and during the wet etching process, the second silicon oxide layer is removed.

5. The method of fabricating a contact hole of claim 4 , wherein the atomic percentage of carbon in the mask layer is between 5 at % and 40 at %.

6. The method of fabricating a contact hole of claim 1 , wherein the mask layer is silicon nitride, and when removing the etching mask, part of the mask layer is oxidized to become a second silicon oxide layer, and during the wet etching process, the second silicon oxide layer is removed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2018
From: CHANG, FENG-YI; TZOU, SHIH-FANG; LEE, FU-CHE; CHIANG, HSIN-YU; CHEN, YU-CHING
To: UNITED MICROELECTRONICS CORP.; FUJIAN JINHUA INTEGRATED CIRCUIT CO., LTD.
Reel/Frame 046023/0077 →
Priority Claims (1)
CN 2017 1 1470650 · Dec 29, 2017 · national
Continuity (1)
Related Publication 20190206724A1 · Jul 4, 2019