IP Library › Granted Patent US 10,580,584
Granted Patent B2
US 10,580,584 · App. 16/007,571 · Granted Mar 3, 2020

Multilayer ceramic capacitor

Inventors: Tae Hoon Kim (Suwon-si, KR); Byung Kun Kim (Suwon-si, KR); Byung Chul Jang (Suwon-si, KR); Chang Hak Choi (Suwon-si, KR); Jung Deok Park (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/308H01G4/012H01G4/12H01G4/224H01G4/248H01G4/30H01G4/232
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,580,584
App. No.
16/007,571
Granted
Mar 3, 2020
Kind
B2
Abstract

A multilayer ceramic capacitor includes a body including first and second dielectric layers and having first to sixth surfaces; a second internal electrode disposed on the second dielectric layer to face the first internal electrode with the first or second dielectric layer interposed therebetween, exposed to the fourth, fifth, and sixth surfaces, and disposed to be spaced apart from the third surface by a second space; a first dielectric pattern disposed in at least a portion of the first space; a second dielectric pattern disposed in at least a portion of the second space; a side insulating layer disposed on the fifth and sixth surfaces; a first external electrode disposed on the third surface; and a second external electrode disposed on the fourth surface, in which the first and second dielectric patterns have a color different from the first and second dielectric layers.

Claims (56)

1. A multilayer ceramic capacitor comprising:

a body including first and second dielectric layers and having a first surface and a second surface opposing each other in a stacking direction, a third surface and a fourth surface connected to the first surface and the second surface and opposing each other, and a fifth surface and a sixth surface connected to the first through fourth surfaces and opposing each other;

a first internal electrode disposed on the first dielectric layer, exposed to the third, fifth, and sixth surfaces, and disposed to be spaced apart from the fourth surface by a first space;

a second internal electrode disposed on the second dielectric layer to face the first internal electrode with the first or second dielectric layer interposed therebetween, exposed to the fourth, fifth, and sixth surfaces, and spaced apart from the third surface by a second space;

a first dielectric pattern disposed in at least a portion of the first space;

a second dielectric pattern disposed in at least a portion of the second space;

side insulating layers disposed on the fifth and sixth surfaces;

a first external electrode connected to the first internal electrode and disposed on the third surface; and

a second external electrode connected to the second internal electrode and disposed on the fourth surface,

wherein the first and second dielectric patterns have a color different from the first and second dielectric layers.

2. The multilayer ceramic capacitor of claim 1 , wherein

the first and second dielectric layers include a metal complex.

3. The multilayer ceramic capacitor of claim 1 , wherein the first and second dielectric patterns include a metal complex.

4. The multilayer ceramic capacitor of claim 3 , wherein

the content of the metal complex is 0.05 to 3 wt % with respect to an overall mass of the multilayer ceramic capacitor.

5. The multilayer ceramic capacitor of claim 3 , wherein

the metal content of the metal complex is 0.001 to 0.1 wt % with respect to an overall mass of the multilayer ceramic capacitor.

6. The multilayer ceramic capacitor of claim 3 , wherein

the metal complex includes at least one of Ni, Cr, Co, and Cu.

7. The multilayer ceramic capacitor of claim 1 , wherein

the first and second dielectric patterns include phthalocyanine including Cu.

8. The multilayer ceramic capacitor of claim 1 , wherein

the first or second dielectric pattern is printed through a roll-to-roll method.

9. The multilayer ceramic capacitor of claim 1 , wherein

the first dielectric pattern extends to cover an end portion of the first internal electrode in the stacking direction, and

the second dielectric pattern extends to cover an end portion of the second internal electrode in the stacking direction.

10. The multilayer ceramic capacitor of claim 1 , wherein

the first dielectric pattern extends to cover an end portion of the first internal electrode in the stacking direction, or

the second dielectric pattern extends to cover an end portion of the second internal electrode in the stacking direction.

11. The multilayer ceramic capacitor of claim 1 , wherein

the side insulating layers include ceramics.

12. The multilayer ceramic capacitor of claim 1 , wherein

the side insulating layers include polymer.

13. The multilayer ceramic capacitor of claim 1 , wherein

the first and second external electrodes extend to cover portions of the first surface, the second surface, and the side insulating layers.

14. The multilayer ceramic capacitor of claim 1 , further comprising:

a lower cover layer having a predetermined thickness disposed on a lower surface of a lowermost internal electrode; and

an upper cover layer having a predetermined thickness disposed on an upper surface of an uppermost internal electrode,

wherein the lower cover layer and the upper cover layer have the same composition as the first and second dielectric layers.

15. A multilayer ceramic capacitor comprising:

a body including a plurality of dielectric layers and having a first surface and a second surface facing each other in a stacking direction, a third surface and a fourth surface facing each other in a length direction, and a fifth surface and a sixth surface facing each other in a width direction; a plurality of first and second internal electrodes disposed in the body to be alternately exposed through the third and fourth surfaces, having the plurality of dielectric layers therebetween;

a plurality of first dielectric patterns disposed between the plurality of first internal electrodes and the fourth surface; and

a plurality of second dielectric patterns disposed between the plurality of second internal electrodes and the third surface,

wherein the plurality of first and second dielectric patterns extend to cover end portions of the plurality of first and second internal electrodes, respectively, in the stacking direction, and

the plurality of first and second dielectric patterns have a color different from the plurality of dielectric layers.

16. The multilayer ceramic capacitor of claim 15 , wherein

the plurality of first and second dielectric patterns include a metal complex.

17. The multilayer ceramic capacitor of claim 16 , wherein

the content of the metal complex is 0.05 to 3 wt % with respect to an overall mass of the multilayer ceramic capacitor.

18. The multilayer ceramic capacitor of claim 16 , wherein

the metal content of the metal complex is 0.001 to 0.1 wt % with respect to an overall mass of the multilayer ceramic capacitor.

19. A multilayer ceramic capacitor comprising:

a body including a plurality of dielectric layers and having a first surface and a second surface facing each other in a stacking direction, a third surface and a fourth surface facing each other in a length direction, and a fifth surface and a sixth surface facing each other in a width direction; a plurality of first and second internal electrodes disposed in the body to be alternately exposed through the third and fourth surfaces, having the plurality of dielectric layers therebetween;

a plurality of first dielectric patterns disposed between the plurality of first internal electrodes and the fourth surface; and

a plurality of second dielectric patterns disposed between the plurality of second internal electrodes and the third surface,

wherein the plurality of first and second dielectric patterns extend and bend to cover end portions of the plurality of first and second internal electrodes, respectively, in the stacking direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2018
From: KIM, TAE HOON; KIM, BYUNG KUN; JANG, BYUNG CHUL; CHOI, CHANG HAK; PARK, JUNG DEOK
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 046077/0277 →
Priority Claims (2)
KR 10-2017-0081647 · Jun 28, 2017 · national
KR 10-2017-0135950 · Oct 19, 2017 · national
Continuity (1)
Related Publication 20190006107A1 · Jan 3, 2019