IP Library Granted Patent US 10,256,817
Granted Patent B2
US 10,256,817 · App. 16/013,827 · Granted Apr 9, 2019

Methods and systems for averaging impedance calibration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,256,817
App. No.
16/013,827
Granted
Apr 9, 2019
Kind
B2
Abstract

A semiconductor device also includes programmable termination components and a calibration circuit. The calibration circuit generates impedance calibration codes. The calibration circuit also calibrates impedance of the programmable termination components based on an average impedance calibration code of the impedance calibration codes. The semiconductor device further includes an averaging circuit that determines the average impedance calibration code of the impedance calibration codes.

Claims (39)

1. A semiconductor device comprising:

one or more programmable termination components;

a calibration circuit configured to:

generate a plurality of impedance calibration codes based on a periodic supply voltage signal; and

calibrate impedance of the one or more programmable termination components based on an average impedance calibration code of the plurality of impedance calibration codes; and

an averaging circuit configured to determine the average impedance calibration code of the plurality of impedance calibration codes.

2. The semiconductor device of claim 1 , wherein the calibration circuit is configured to calibrate the impedance of the one or more programmable termination components based on each impedance calibration code of the plurality of impedance calibration codes.

3. The semiconductor device of claim 1 , wherein the one or more programmable termination components comprise a data output circuit of the semiconductor device.

4. A system comprising:

a controller;

a semiconductor device communicatively coupled to the controller, wherein the semiconductor device comprises:

one or more programmable termination components;

a calibration circuit configured to:

generate a plurality of impedance calibration codes based on a periodic supply voltage signal in response to receiving a command signal from the controller; and

calibrate impedance of the one or more programmable termination components based on an average impedance calibration code of the plurality of impedance calibration codes; and

an averaging circuit configured to determine the average impedance calibration code of the plurality of impedance calibration codes.

5. The system of claim 4 , wherein the calibration circuit comprises a comparator, a calibration terminal, and a counter, wherein the calibration circuit is configured to generate each impedance calibration code of the plurality of impedance calibration codes by incrementing or decrementing the impedance calibration code using the counter based on comparing a potential of the calibration terminal to a reference potential using the comparator.

6. The system of claim 5 , wherein the counter is configured to increment the impedance calibration code when the potential of the calibration terminal is lower than the reference potential.

7. The system of claim 6 , wherein the calibration circuit comprises a plurality of pull down units, wherein when the counter is configured to increment the impedance calibration code, impedance of the plurality of pull down units decreases, decreasing the potential of the calibration terminal.

8. The system of claim 7 , wherein decreasing the potential of the calibration terminal results in the potential of the calibration terminal approaching or approximately matching the reference potential.

9. The system of claim 5 , wherein the counter is configured to decrement the impedance calibration code when the potential of the calibration terminal is higher than the reference potential.

10. The system of claim 9 , wherein the calibration circuit comprises a plurality of pull down units, wherein when the counter is configured to decrement the impedance calibration code, impedance of the plurality of pull down units increases, increasing the potential of the calibration terminal.

11. The system of claim 10 , wherein increasing the potential of the calibration terminal results in the potential of the calibration terminal approaching or approximately matching the reference potential.

12. The system of claim 4 , wherein the calibration circuit comprises a pull down unit, a pull up unit, a connection node that couples the pull down unit to the pull down unit, a comparator, and a counter, wherein the calibration circuit is configured to generate each impedance calibration code of the plurality of impedance calibration codes by incrementing or decrementing the impedance calibration code using the counter based on comparing a potential of the connection node to a reference potential using the comparator.

13. The system of claim 12 , wherein the counter is configured to increment the impedance calibration code when the potential of the connection node is lower than the reference potential.

14. The system of claim 13 , wherein the calibration circuit comprises a pull up unit, wherein when the counter is configured to increment the impedance calibration code, impedance of the pull up unit decreases, increasing the potential of the connection node.

15. The system of claim 14 , wherein increasing the potential of the connection node results in the potential of the connection node approaching or approximately matching the reference potential.

16. The system of claim 12 , wherein the counter is configured to decrement the impedance calibration code when the potential of the connection node is higher than the reference potential.

17. The system of claim 16 , wherein the calibration circuit comprises a pull up unit, wherein when the counter decrements the impedance calibration code, impedance of the pull up unit increases, decreasing the potential of the connection node.

18. The system of claim 17 , wherein decreasing the potential of the connection node results in the potential of the connection node approaching or approximately matching the reference potential.

19. A method, comprising:

receiving a number of multiple impedance calibrations to perform and a period of the multiple impedance calibrations;

generating an impedance calibration code;

determining a sum of impedance calibration codes by summing the impedance calibration code with any previous impedance calibration codes based on a periodic supply voltage signal;

determining an average impedance calibration code based on the sum of impedance calibration codes and the number of multiple impedance calibrations to perform; and

calibrating one or more programmable termination components based on the average impedance calibration code.

20. The method of claim 19 , comprising calibrating the one or more programmable termination components based on the impedance calibration code to generate the number of multiple impedance calibrations.

21. The method of claim 20 , wherein calibrating the one or more programmable termination components to generate the number of multiple impedance calibrations is performed within a period of the periodic supply voltage signal, wherein the number and period of the multiple impedance calibrations and the impedance calibration code are based on the periodic supply voltage signal.

22. The method of claim 19 , wherein determining the average impedance calibration code comprises dividing the sum of impedance calibration codes by the number of multiple impedance calibrations to perform.

Assignments (2)
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →