IP Library Granted Patent US 10,218,581
Granted Patent B2
US 10,218,581 · App. 16/014,880 · Granted Feb 26, 2019

Generation of network-on-chip layout based on user specified topological constraints

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,218,581
App. No.
16/014,880
Granted
Feb 26, 2019
Kind
B2
Abstract

In an aspect, the present disclosure provides a method that comprises automatic generation of a NoC from specified topological information based on projecting NoC elements of the NoC onto a grid layout. In an aspect, the specified topological information, including specification of putting constraints on positions/locations of NoC elements and links thereof, can be input by a user in real space, and can then be projected on the grid layout.

Claims (16)

1. A method, comprising:

projecting Network on Chip (NoC) elements of a NoC to a grid layout based on specified topological information; and

automatically generating the NoC from the projection of the NoC elements to the grid layout;

wherein the projecting NoC elements of the NoC to the grid layout based on the specified topological information comprises:

projecting a plurality of routers and a plurality of links, and a plurality of NoC agents onto a heterogeneous grid layout based on one or more constraints for one or more layers of the NoC and the specified topological information, wherein grid sizes of the heterogeneous grid layout are derived from the specified topological information;

converting the heterogenous grid layout to a grid layout having equal widths through projecting an auto-determined grid on the plurality of routers, the plurality of links, and the plurality of NoC agents according to the specified topological information;

providing traffic between the plurality of NoC agents; and

mapping the traffic to the NoC.

2. A non-transitory computer readable medium, storing instructions for executing a process, the instructions comprising:

projecting Network on Chip (NoC) elements of a NoC to a grid layout based on specified topological information; and

automatically generating the NoC from the projection of the NoC elements to the grid layout;

wherein the projecting NoC elements of the NoC to the grid layout based on the specified topological information comprises:

projecting a plurality of routers and a plurality of links, and a plurality of NoC agents onto a heterogeneous grid layout based on one or more constraints for one or more layers of the NoC and the specified topological information, wherein grid sizes of the heterogeneous grid layout are derived from the specified topological information;

converting the heterogenous grid layout to a grid layout having equal widths through projecting an auto-determined grid on the plurality of routers, the plurality of links, and the plurality of NoC agents according to the specified topological information;

providing traffic between the plurality of NoC agents; and

mapping the traffic to the NoC.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2022
From: NETSPEED SYSTEMS, INC.
To: INTEL CORPORATION
Reel/Frame 060753/0662 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2019
From: RAPONI, PIER GIORGIO; NORIGE, ERIC; KUMAR, SAILESH
To: NETSPEED SYSTEMS
Reel/Frame 047961/0143 →