IP Library Granted Patent US 10,963,340
Granted Patent B2
US 10,963,340 · App. 16/029,331 · Granted Mar 30, 2021

Storing critical data at a memory system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,963,340
App. No.
16/029,331
Granted
Mar 30, 2021
Kind
B2
Abstract

User data that is to be stored at a memory system can be received. System data associated with the memory system can be identified and the user data and the system data can be stored at the memory system based on an error control operation. A subset of the system data can be identified and the subset of the system data can be stored at the memory system based on another error control operation.

Claims (58)

1. A method comprising:

receiving user data to be stored at a memory system;

identifying system data associated with the memory system;

storing the user data and the system data at the memory system based on an error control operation;

identifying a subset of the system data; and

storing, by a processing device, the subset of the system data at the memory system based on another error control operation.

2. The method of claim 1 , wherein storing the user data and the system data at the memory system based on the error control operation comprises:

encoding the user data and the system data based on the error control operation;

generating parity data for the user data and the system data based on the error control operation; and

storing the parity data, the encoded user data, and the encoded system data at the memory system.

3. The method of claim 2 , wherein storing the subset of the system data at the memory system based on the another error control operation comprises:

encoding the subset of the system data based on the another error control operation;

generating additional parity data associated with the another error control operation; and

storing the additional parity data and the encoded subset of the system data at the memory system, wherein the another error control operation is different than the error control operation.

4. The method of claim 1 , wherein identifying the subset of the system data comprises:

identifying information in the system data that is used to perform a read operation of the user data, the subset of the system data being the identified information.

5. The method of claim 1 , wherein the subset of the system data corresponds to a write temperature at a time when the user data is stored at the memory system, the write temperature to be used to perform a read operation of the user data.

6. The method of claim 1 , wherein the error control operation is based on an error-correcting code (ECC) and the another error control operation is based on a cyclic redundancy check (CRC).

7. The method of claim 1 , wherein the subset of the system data stored at the memory system based on the another error control operation is used to perform a read operation with the user data stored at the memory system when the error control operation fails with respect to the system data stored at the memory system.

8. A non-transitory computer readable medium comprising instructions, which when executed by a processing device, cause the processing device to perform comprising:

receiving user data to be stored at a memory system;

identifying system data associated with the memory system;

storing the user data and the system data at the memory system based on an error control operation;

identifying a subset of the system data; and

storing the subset of the system data at the memory system based on another error control operation.

9. The non-transitory computer readable medium of claim 8 , wherein to store the user data and the system data at the memory system based on the error control operation, the operations further comprise:

encoding the user data and the system data based on the error control operation;

generating parity data for the user data and the system data based on the error control operation; and

storing the parity data, the encoded user data, and the encoded system data at the memory system.

10. The non-transitory computer readable medium of claim 9 , wherein to store the subset of the system data at the memory system based on the another error control operation, the operations further comprise:

encoding the subset of the system data based on the another error control operation;

generating additional parity data associated with the another error control operation; and

storing the additional parity data and the encoded subset of the system data at the memory system, wherein the another error control operation is different than the error control operation.

11. The non-transitory computer readable medium of claim 8 , wherein to identify the subset of the system data, the operations further comprise:

identifying information in the system data that is used to perform a read operation of the user data, the subset of the system data being the identified information.

12. The non-transitory computer readable medium of claim 8 , wherein the subset of the system data corresponds to a write temperature at a time when the user data is stored at the memory system, the write temperature to be used to perform a read operation of the user data.

13. The non-transitory computer readable medium of claim 8 , wherein the error control operation is based on an error-correcting code (ECC) and the another error control operation is based on a cyclic redundancy check (CRC).

14. The non-transitory computer readable medium of claim 8 , the subset of the system data stored at the memory system based on the another error control operation is used to perform a read operation with the user data stored at the memory system when the error control operation fails with respect to the system data stored at the memory system.

15. A system comprising:

a memory device; and

a processing device, operatively coupled with the memory device, to perform operations comprising:

receiving user data to be stored at the memory device;

identifying system data associated with the memory device;

storing the user data and the system data at the memory device based on an error control operation;

identifying a subset of the system data; and

storing, by a processing device, the subset of the system data at the memory device based on another error control operation.

16. The system of claim 15 , wherein storing the user data and the system data at the memory device based on the error control operation comprises:

encoding the user data and the system data based on the error control operation;

generating parity data for the user data and the system data based on the error control operation; and

storing the parity data, the encoded user data, and the encoded system data at the memory device.

17. The system of claim 15 , wherein storing the subset of the system data at the memory device based on the another error control operation comprises:

encoding the subset of the system data based on the another error control operation;

generating additional parity data associated with the another error control operation; and

storing the additional parity data and the encoded subset of the system data at the memory device, wherein the another error control operation is different than the error control operation.

18. The system of claim 15 , wherein identifying the subset of the system data comprises:

identifying information in the system data that is used to perform a read operation of the user data, the subset of the system data being the identified information.

19. The system of claim 15 , wherein the subset of the system data corresponds to a write temperature at a time when the user data is stored at the memory device, the write temperature to be used to perform a read operation of the user data.

20. The system of claim 15 , wherein the error control operation is based on an error-correcting code (ECC) and the another error control operation is based on a cyclic redundancy check (CRC).

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2018
From: RAYAPROLU, VAMSI; PARTHASARATHY, SIVAGNANAM; RATNAM, SAMPATH K.; FEELEY, PETER; MUCHHERLA, KISHORE KUMAR
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046770/0288 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →