IP Library Granted Patent US 10,579,308
Granted Patent B2
US 10,579,308 · App. 16/033,193 · Granted Mar 3, 2020

Hardware system for data conversion and storage device

Inventors: Ken Qing Yang (Saunderstown, RI); Dongyang Li (Guangdong, CN)
Assignee: Shenzhen Dapu Microelectronics Co., Ltd
G06F3/0661G06F3/0604G06F3/0673G06F13/1668G06F17/2264G06F11/22
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,579,308
App. No.
16/033,193
Granted
Mar 3, 2020
Kind
B2
Abstract

A hardware system for data conversion, comprising: a space searching circuit, for searching space characters in a data stream of original data after receiving an instruction sent by a server to read and write data; a length detecting circuit, for detecting a length of data in the data stream of original data according to two adjacent space characters; a parallel encoding circuit, for converting the original data according to the data format in the instruction according to the length and the data stream of original data and outputting the converted data. The hardware system for data conversion is embedded in a storage device. The entire data conversion process could not only improve the efficiency of data conversion, but also does not occupy the resources of the CPU and DRAM of the server or the MCU of the SSD controller.

Claims (22)

1. A hardware system for data conversion, comprising:

a space searching circuit, for searching space characters in a data stream of original data after receiving an instruction sent by a server to read and write data;

a length detecting circuit, for detecting a length of data in the data stream of original data according to two adjacent space characters;

a parallel encoding circuit, for converting the original data according to the data format in the instruction according to the length and the data stream of original data and outputting the converted data.

2. The hardware system for data conversion according to claim 1 , wherein the space searching circuit comprises:

a space character register, for storing a preset space character preset by user.

3. The hardware system for data conversion according to claim 2 , wherein the space searching circuit further comprises: a plurality of character comparators, connected to the space character register; and the space searching circuit transmits the data stream of original data according to preset multiple sliding windows, and each sliding window corresponds to a character comparator, and each character comparator simultaneously extracts the preset space character from the space character register and compares the preset space character with a beginning character of the corresponding sliding window, to judge whether the beginning character of each sliding window is the preset space character.

4. The hardware system for data conversion according to claim 3 , wherein the length detecting circuit comprises a low address arbiter, connected to the character comparators and receiving comparison results output by the character comparators, for detecting the length of the data in the data stream of original data according to two adjacent sliding windows whose beginning character is the space character.

5. The hardware system for data conversion according to claim 4 , wherein the low address arbiter is implemented based on a 74LS148 priority encoder chip.

6. The hardware system for data conversion according to claim 1 , wherein the hardware system further comprises: a multi-input RAM of 32 bit or 64 bit, for temporarily storing the converted data output by the parallel encoding circuit.

7. The hardware system for data conversion according to claim 3 , wherein the preset multiple sliding windows are preset eight sliding windows.

8. The hardware system for data conversion according to claim 7 , wherein the width of each sliding window is 8 bit.

9. The hardware system for data conversion according to claim 1 , wherein the space character is a comma, a semicolon, or a space symbol.

10. A storage device, comprising the hardware system for data conversion according to claim 1 .

11. A storage device, comprising the hardware system for data conversion according to claim 2 .

12. A storage device, comprising the hardware system for data conversion according to claim 3 .

13. A storage device, comprising the hardware system for data conversion according to claim 4 .

14. A storage device, comprising the hardware system for data conversion according to claim 5 .

15. A storage device, comprising the hardware system for data conversion according to claim 6 .

16. A storage device, comprising the hardware system for data conversion according to claim 7 .

17. A storage device, comprising the hardware system for data conversion according to claim 8 .

18. A storage device, comprising the hardware system for data conversion according to claim 9 .

Assignments (2)
CHANGE OF NAME AND ADDRESS Recorded May 20, 2025
From: SHENZHEN DAPU MICROELECTRONICS CO., LTD.
To: DAPUSTOR CORPORATION
Reel/Frame 071515/0132 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2018
From: YANG, KEN QING; LI, DONGYANG
To: SHENZHEN DAPU MICROELECTRONICS CO., LTD
Reel/Frame 046325/0910 →
Priority Claims (1)
CN 2017 1 0018045 · Jan 11, 2017 · national
Continuity (2)
Continuation PCTCN2017087115 · Jun 5, 2017
Related Publication 20180321882A1 · Nov 8, 2018