IP Library Granted Patent US 10,727,188
Granted Patent B2
US 10,727,188 · App. 16/035,838 · Granted Jul 28, 2020

Semiconductor device and method of forming backside openings for an ultra-thin semiconductor die

Inventor: Gordon M. Grivna (Mesa, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/585H01L21/6836H01L21/78H01L23/562H01L2221/6834H01L2221/68327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,727,188
App. No.
16/035,838
Granted
Jul 28, 2020
Kind
B2
Abstract

A semiconductor substrate contains a plurality of openings extending partially into a surface of the semiconductor substrate. A conductive layer is formed with a first portion of the conductive layer over a remaining portion of the surface of the semiconductor substrate between the openings and a second portion of the conductive layer in the openings. The remaining portion of the surface of the semiconductor substrate is removed to lift-off the first portion of the conductive layer while leaving the second portion of the conductive layer in the openings. The semiconductor substrate is singulated to separate the semiconductor die leaving the second portion of the conductive layer over a surface of the semiconductor die. Alternatively, a plurality of openings is formed over each semiconductor die. A conductive layer is formed over a remaining portion of the surface of the semiconductor substrate between the openings and into the openings.

Claims (29)

1. A semiconductor device, comprising:

a semiconductor substrate including a plurality of semiconductor die;

a plurality of openings formed over each semiconductor die and extending partially into a surface of the semiconductor substrate; and

a conductive layer formed over a remaining portion of the surface of the semiconductor substrate between the plurality of openings and into the plurality of openings;

wherein the plurality of openings formed over each semiconductor die is disposed in multiple offset rows.

2. The semiconductor device of claim 1 , wherein a boundary of the multiple offset rows over each semiconductor die corresponds to a boundary of a respective semiconductor die.

3. The semiconductor device of claim 1 , wherein the remaining portion of the surface includes a honeycomb pattern defining the plurality of openings as hexagonally shaped.

4. The semiconductor device of claim 1 , wherein the plurality of openings is limited to within a footprint of the plurality of semiconductor die.

5. The semiconductor device of claim 1 , wherein a thickness of the conductive layer is less than 1.5 micrometers.

6. The semiconductor device of claim 1 , wherein the semiconductor substrate includes a support ring formed around a perimeter of the semiconductor substrate.

7. A semiconductor device, comprising:

a semiconductor substrate including a semiconductor die formed in the semiconductor substrate;

a plurality of openings formed in a surface of the semiconductor substrate over the semiconductor die; and

a conductive layer formed over the surface of the semiconductor substrate between the respective openings of the plurality of openings;

wherein the plurality of openings is disposed in multiple offset rows.

8. The semiconductor device of claim 7 , wherein the conductive layer extends into each of the plurality of openings.

9. The semiconductor device of claim 7 , wherein each of the plurality of openings is hexagonally shaped to define a honeycomb pattern.

10. The semiconductor device of claim 7 , wherein the plurality of openings is limited to within a footprint of the semiconductor die.

11. The semiconductor device of claim 7 , wherein a thickness of the conductive layer is less than 1.5 micrometers.

12. The semiconductor device of claim 7 , further including a portion of the surface surrounding the semiconductor die and devoid of the plurality of openings.

13. A semiconductor device, comprising:

a semiconductor substrate including a semiconductor die formed in the semiconductor substrate; and

a plurality of openings formed in a surface of the semiconductor substrate over the semiconductor die;

wherein the plurality of openings is formed in a pattern.

14. The semiconductor device of claim 13 , further including a conductive layer formed over the surface of the semiconductor die.

15. The semiconductor device of claim 14 , wherein the conductive layer blankets the semiconductor substrate.

16. The semiconductor device of claim 14 , further including a contact pad formed over the semiconductor die opposite the conductive layer.

17. The semiconductor device of claim 13 , wherein the plurality of openings is formed in a honeycomb pattern.

18. The semiconductor device of claim 17 , wherein the honeycomb pattern is confined to a footprint of the semiconductor die.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 047399, FRAME 0631 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064078/0001 →
SECURITY INTEREST Recorded Nov 1, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047399/0631 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2018
From: GRIVNA, GORDON M.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 046356/0501 →