IP Library Granted Patent US 10,491,105
Granted Patent B1
US 10,491,105 · App. 16/047,290 · Granted Nov 26, 2019

Power converter and dead-time control circuit therefor

Inventors: Young Kyun Cho (Daejeon, KR); Myung Don Kim (Daejeon, KR); Seok Bong Hyun (Daejeon, KR)
Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
H02M1/38H02M3/158H02M2001/385
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,491,105
App. No.
16/047,290
Granted
Nov 26, 2019
Kind
B1
Abstract

A power converter and a dead-time controller for a power converter. The power converter includes a first power switching element through which an input voltage is applied, a second power switching element connected to the first power switching element through a switching node, an output circuit coupled to the switching node, a control switching element configured to control the first power switching element and the second power switching element through a first control node connected to the first power switching element and a second control node connected to the second power switching element, and a control assist unit configured to control the control switching element on the basis of voltages of the switching node and the first control node or voltages of the switching node and the second control node.

Claims (37)

1. A power converter comprising:

a first power switching element through which an input voltage is applied;

a second power switching element connected to the first power switching element through a switching node;

an output circuit coupled to the switching node;

a control switching element configured to control the first power switching element and the second power switching element through a first control node connected to the first power switching element and a second control node connected to the second power switching element; and

a control assist unit configured to control the control switching element on the basis of a voltage of the switching node and a voltage of the first control node or to control the control switching element on the basis of a voltage of the switching node and a voltage of the second control node,

wherein the control assist unit includes a first assist module and a first assist transistor,

wherein the first assist module is enabled in synchronized with a voltage of the switching node, which is changed to a low state, and the enabled first assist module turns the first assist transistor on, thereby turning the second power switching element on,

wherein the control assist unit further includes a second assist module and a second assist transistor, and

wherein the second assist module is enabled according to the voltage of the switching node in the low state and outputs a high value when the voltage of the second control node is low to turn the second assist transistor on, thereby turning the first power switching element on.

2. The power converter of claim 1 , wherein the control assist unit reduces a dead-time between the first power switching element and the second power switching element, wherein the dead-time is generated by the control switching element.

3. The power converter of claim 1 , wherein the control assist unit is connected to the first control node, the second control node, and the switching node and is disposed parallel to the control switching element.

4. The power converter of claim 1 , wherein the control assist unit controls the second power switching element on the basis of a voltage of the switching node, which varies according to operation of the first power switching element driven by a driving signal.

5. The power converter of claim 1 , wherein the control assist unit controls the first power switching element according to an enable signal determined on the basis of the second power switching element to be turned off, and a voltage of the switching node.

6. The power converter of claim 1 , further comprising a latch circuit coupled to the first control node and the second control node to supply an enable signal to the control assist unit.

7. The power converter of claim 1 , wherein:

each of the first power switching element and the second power switching element is a transistor element; and

the first control node is connected to a gate terminal of the first power switching element, and the second control node is connected to a gate terminal of the second power switching element.

8. The power converter of claim 1 , wherein the control switching element includes:

a first control switching element connected to a first control node which is connected to a control terminal of the first power switching element; and

a second control switching element connected to a second control node which is connected to a control terminal of the second power switching element.

9. The power converter of claim 8 , wherein the control switching element includes:

a first delay configured to delay a signal of the second control node and supply the delayed signal to the first control switching element; and

a second delay device configured to delay a signal of the first control node and supply the delayed signal to the second control switching element.

10. The power converter of claim 1 , further comprising a driving signal generator configured to generate a driving signal and supply the driving signal to the control switching element.

11. A dead-time controller configured to control a dead-time of a power converter including a first power switching element through which an input voltage is applied, a second power switching element coupled to the first power switching element through a switching node, and an output circuit coupled to the switching node, the dead-time controller comprising:

a control switching element configured to control the first power switching element and the second power switching element through a first control node connected to the first power switching element and a second control node connected to the second power switching element; and

a control assist unit configured to reduce a dead-time, which is generated by the control switching element, between the first power switching element and the second power switching element on the basis of a voltage of the switching node and a voltage of the first control node or to control the control switching element on the basis of a voltage of the switching node and a voltage of the second control node,

wherein the control assist unit includes a first assist module and a first assist transistor,

wherein the first assist module is enabled in synchronized with a voltage of the switching node, which is changed to a low state, and the enabled first assist module turns the first assist transistor on, thereby turning the second power switching element on,

wherein the control assist unit further includes a second assist module and a second assist transistor, and

wherein the second assist module is enabled according to the voltage of the switching node in the low state and outputs a high value when the voltage of the second control node is low to turn the second assist transistor on, thereby turning the first power switching element on.

12. The dead-time controller of claim 11 , wherein the control assist unit is connected to the first control node, the second control node, and the switching node and is disposed parallel to the control switching element.

13. The dead-time controller of claim 11 , further comprising a latch circuit coupled to the first control node and the second control node to supply an enable signal to the control assist unit.

14. The dead-time controller of claim 11 , wherein:

each of the first power switching element and the second power switching element is a transistor element; and

the first control node is connected to a gate terminal of the first power switching element, and the second control node is connected to a gate terminal of the second power switching element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2018
From: CHO, YOUNG KYUN; KIM, MYUNG DON; HYUN, SEOK BONG
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 046483/0167 →
Priority Claims (1)
KR 10-2018-0053949 · May 10, 2018 · national
Cited By (1)
US 12,289,051