IP Library Granted Patent US 10,461,200
Granted Patent B1
US 10,461,200 · App. 16/054,938 · Granted Oct 29, 2019

Semiconductor structure and manufacturing method thereof

Inventors: Wen-Chieh Wang (Hsinchu, TW); Chuan-Sheng Liu (New Taipei, TW); Bo-Cheng Chen (Hsinchu, TW)
Assignee: United Microelectronics Corp.
H01L31/02165G02B6/0036G03F7/0035H01L31/02164H01L31/02327H01L31/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,461,200
App. No.
16/054,938
Granted
Oct 29, 2019
Kind
B1
Abstract

A semiconductor structure including a substrate, a light sensing device and a light-guiding structure is provided. The light sensing device is disposed in the substrate. The light-guiding structure is located above the light sensing device. The light-guiding structure has a top surface and a bottom surface opposite to each other, and the bottom surface is closer to the substrate than the top surface. A position of a minimum width of the light-guiding structure is located between the top surface and the bottom surface.

Claims (30)

1. A semiconductor structure, comprising:

a substrate;

a light sensing device, disposed in the substrate; and

a light-guiding structure, located above the light sensing device, having a top surface and a bottom surface opposite to each other, wherein the bottom surface is closer to the substrate than the top surface and a position of a minimum width of the light-guiding structure is located between the top surface and the bottom surface.

2. The semiconductor structure as recited in claim 1 , wherein the light-guiding structure is aligned to the light sensing device.

3. The semiconductor structure as recited in claim 1 , wherein a material of the light-guiding structure comprises a negative photoresist.

4. The semiconductor structure as recited in claim 1 , wherein a width of the top surface and a width of the bottom surface are respectively larger the minimum width.

5. The semiconductor structure as recited in claim 1 , wherein a distance between the position of the minimum width and the bottom surface is ⅓ to ⅔ of a height of the light-guiding structure.

6. The semiconductor structure as recited in claim 1 , wherein a shape of the light-guiding structure comprises an hourglass shape.

7. The semiconductor structure as recited in claim 1 , wherein the light-guiding structure comprises a light-guiding pillar.

8. The semiconductor structure as recited in claim 1 , wherein a ratio of height to width of the light-guiding structure is 5 to 15.

9. The semiconductor structure as recited in claim 1 , wherein a height of the light-guiding structure is 90 microns to 135 microns.

10. The semiconductor structure as recited in claim 1 , wherein the minimum width of the light-guiding structure is 9 microns to 15 microns.

11. The semiconductor structure as recited in claim 1 , further comprising:

a dielectric layer, disposed on the substrate, wherein the light-guiding structure is disposed on the dielectric layer; and

a plurality of metal patterns, disposed in the dielectric layer, wherein the metal patterns have a gap therebetween and the gap is aligned to the light sensing device.

12. A manufacturing method for semiconductor structure, comprising:

providing a substrate;

forming a light sensing device in the substrate; and

forming a light-guiding structure above the light sensing device, wherein the light-guiding structure has a top surface and a bottom surface opposite to each other, the bottom surface is closer to the substrate than the top surface, and a position of a minimum width of the light-guiding structure is located between the top surface and the bottom surface.

13. The manufacturing method for semiconductor structure as recited in claim 12 , wherein the step of forming the light-guiding structure comprises performing a lithographic process and the lithographic process comprises a photoresist coating process, a light exposure process and an developing process.

14. The manufacturing method for semiconductor structure as recited in claim 13 , wherein a focusing position of the light exposure process is located between the top surface and the bottom surface.

15. The manufacturing method for semiconductor structure as recited in claim 14 , wherein the position of the minimum width is located at the focusing position.

16. The manufacturing method for semiconductor structure as recited in claim 14 , wherein a distance between the focusing position and the bottom surface is ⅓ to ⅔ of a height of the light-guiding structure.

17. The manufacturing method for semiconductor structure as recited in claim 13 , wherein a rotation speed of the developing process is 850 rpm to 2000 rpm.

18. The manufacturing method for semiconductor structure as recited in claim 13 , wherein a developing time of the developing process is 6 minutes to 15 minutes.

19. The manufacturing method for semiconductor structure as recited in claim 12 , wherein the light-guiding structure is aligned to the light sensing device.

20. The manufacturing method for semiconductor structure as recited in claim 12 , further comprising:

forming a dielectric layer on the substrate, wherein the light-guiding structure is disposed on the dielectric layer; and

forming a plurality of metal patterns in the dielectric layer, wherein the metal patterns have a gap therebetween and the gap is aligned to the light sensing device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2018
From: WANG, WEN-CHIEH; LIU, CHUAN-SHENG; CHEN, BO-CHENG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 046555/0001 →