IP Library › Granted Patent US 10,615,802
Granted Patent B2
US 10,615,802 · App. 16/085,096 · Granted Apr 7, 2020

Dynamic parameter operation of an FPGA

Inventors: Vaughan Betz (Toronto, CA); Shuze Zhao (Toronto, CA); Ibrahim Ahmed Ibrahim (Toronto, CA); Olivier Trescases (Toronto, CA)
Assignee: THE GOVERNING COUNCIL OF THE UNIVERSITY OF TORONTO
H03K19/17764H03K19/17784H03K19/1774H03K19/17728
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,615,802
App. No.
16/085,096
Granted
Apr 7, 2020
Kind
B2
Abstract

Methods and systems for operating a programmable logic fabric ( 16 ) including a dynamic parameter scaling controller ( 22 ) that tracks an operating parameter that functions at multiple operating conditions by maintaining the operating parameter while cycling through multiple operating conditions during a calibration mode using the calibration configuration for the programmable logic fabric ( 16 ). The dynamic parameter scaling controller ( 22 ) also stores one or more functional values for the operating parameter in a calibration table. The dynamic parameter scaling controller ( 22 ) also operates the programmable logic fabric ( 16 ) using a design configuration using dynamic values for the operating parameter based at least in part on the one or more operating conditions.

Claims (33)

1. An integrated circuit system comprising:

a field programmable logic fabric; and

a dynamic parameter scaling controller that:

tracks, for reduction of power consumption of the field programmable logic fabric, an operating parameter as a function of an operating condition by maintaining the operating parameter while cycling through the operating condition during a calibration mode using an end-user-specific calibration configuration for the field programmable logic fabric, the operating condition comprising at least one of temperature and load current, the operating parameter comprises at least one of voltage and frequency, wherein the tracking of the operating parameter performed on speed limiting paths specific to the end-user's application;

stores one or more functional values for the operating parameter in a calibration table; and

operates the field programmable logic fabric using a design configuration using dynamic values for the operating parameter in the calibration table.

2. The integrated circuit system of claim 1 , wherein the dynamic parameter scaling controller tracks the operating parameter by periodically incrementing temperature until a temperature threshold has been reached.

3. The integrated circuit system of claim 1 , wherein storing the one or more functional values in the calibration table comprises indicating whether a voltage is functional at a specific value for the operating condition.

4. The integrated circuit system of claim 1 , wherein storing the one or more functional values in the calibration table comprises storing a lowest voltage that is functional at a specific value for the operating condition.

5. The integrated circuit system of claim 1 , wherein the dynamic parameter scaling controller modifies values in the calibration table to implement a guardband that modifies the stored one or more functional values by increasing or decreasing one or more functional values away from an error condition direction.

6. The integrated circuit system of claim 5 , wherein the guardband comprises a consistent modifier percentage that modifies the one or more functional values by a percentage of the functional value.

7. The integrated circuit system of claim 1 , wherein the end-user-specific calibration configuration for the field programmable logic fabric comprises replicas of the speed limiting paths specific to the end-user, using the same physical resources, to determine speed of the speed limiting paths.

8. The integrated circuit system of claim 1 , wherein the speed limiting paths comprise programmable routing and logical blocks.

9. The integrated circuit system of claim 1 , wherein the speed limiting paths comprise logical blocks.

10. A method for operating a field programmable logic fabric using dynamic parameter scaling comprising:

generating an end-user-specific calibration configuration for the field programmable logic fabric;

tracking, for reduction of power consumption of the field programmable logic fabric, an operating parameter as a function of an operating condition by maintaining the operating parameter while cycling through the operating condition during a calibration mode, using the calibration configuration for the field programmable logic fabric, the operating condition comprising at least one of temperature and load current, the operating parameter comprises at least one of voltage and frequency, wherein the tracking of the operating parameter performed on speed limiting paths specific to the end-user's application;

storing one or more functional values for the operating parameter in a calibration table; and

operating the field programmable logic fabric using a design configuration using dynamic values for the operating parameter in the calibration table.

11. The method of claim 10 , wherein generating the calibration configuration comprises:

obtaining critical path information for an operating configuration of the field programmable logic fabric, the critical path information comprising the speed limiting paths specific to the end-user's application; and

using the critical path information with the calibration configuration for the tracking of the operating parameter.

12. The method of claim 10 , wherein generating the calibration configuration comprises generating a plurality of calibration configurations.

13. The method of claim 12 , wherein generating the plurality of calibration configurations comprises:

obtaining critical path information for an operating configuration of the field programmable logic fabric, the critical path information comprising the speed limiting paths specific to the end-user's application;

for the set of critical paths derived from the critical path information:

determining whether each respective critical path of the number of critical paths fits into a first calibration configuration of the plurality of calibration configurations;

when the respective critical path fits into the first calibration configuration, using the critical path information with the first calibration configuration; and

when the respective critical path does not fit into the first calibration configuration, using the critical path information with a subsequent calibration configuration of the plurality of calibration configurations.

14. One or more non-transitory, tangible, machine-readable media storing instructions executable by a controller that controls an integrated circuit device comprising a field programmable logic fabric, wherein the instructions cause the controller to:

during a calibration period, control the integrated circuit device to operate under a simulated future operating condition for reduction of power consumption of the field programmable logic fabric, while tracking an operating parameter of the integrated circuit device in relation to a behavior of the integrated circuit device as the simulated future operating condition changes, the operating condition comprising at least one of temperature and load current, the operating parameter comprises at least one of voltage and frequency, wherein the tracking of the operating parameter is for speed limiting paths specific to the end-user's application; and

during an operation period after the calibration period, operate the integrated circuit device at least in part by adjusting the operating parameter based at least in part on actual operating condition as compared to the simulated future operating condition.

15. The non-transitory, computer-readable medium of claim 14 , wherein controlling the integrated circuit device comprises modifying an amount of heat generated by a heating element located on the integrated circuit device, the heating element comprising reprogrammed circuitry in the integrated circuit device that is not used for critical paths.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2018
From: ALTERA CORPORATION
To: THE GOVERNING COUNCIL OF THE UNIVERSITY OF TORONTO
Reel/Frame 046886/0779 →
Continuity (3)
Continuation 15199329 · Jun 30, 2016
Provisional Application 62310565 · Mar 18, 2016
Related Publication 20190115924A1 · Apr 18, 2019
Cited By (1)
US 12,737,521