IP Library Granted Patent US 11,204,780
Granted Patent B2
US 11,204,780 · App. 16/097,236 · Granted Dec 21, 2021

Mainboard and server

Inventor: Weitao Zhao (Henan, CN)
Assignee: ZHENGZHOU YUNHAI INFORMATION TECHNOLOGY CO., LTD.
G06F9/44505G06F9/44552G06F15/8038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,204,780
App. No.
16/097,236
Granted
Dec 21, 2021
Kind
B2
Abstract

A mainboard and a server are provided. The mainboard includes: a board body, a preset number of Purley platform central processors, and one or more memories. The preset number of Purley platform central processors and the one or more memories are installed on the board body. The Purley platform central processors are sequentially connected with each other, and each of the memories is connected to one of the Purley platform central processors. Each of the memories is configured to receive to-be-burned data inputted from outside and transmit the to-be-burned data to the Purley platform central processor connected with the memory. Each of the Purley platform central processors is configured to burn the to-be-burned data when receiving the to-be-burned data transmitted by the connected memory connected with the Purley platform central processor, to have a function corresponding to the to-be-burned data.

Claims (78)

1. A mainboard, comprising:

a board body;

a preset number of Purley platform central processors; and

one or more memories, wherein

the preset number of Purley platform central processors and the one or more memories are installed on the board body;

the preset number of Purley platform central processors are sequentially connected with each other, and each of the memories is connected to one of the preset number of Purley platform central processors;

each of the memories is configured to: receive to-be-burned data inputted from outside, and transmit the to-be-burned data to the Purley platform central processor connected with the memory; and

each of the Purley platform central processors is configured to burn the to-be-burned data when receiving the to-be-burned data transmitted by the memory connected with the Purley platform central processor, to have a function corresponding to the to-be-burned data, wherein each of the Purley platform central processors comprises: a field programmable gate array FPGA chip configured to: determine a programming language corresponding to the to-be-burned data among one or more predefined programming languages; and burn the to-be-burned data using the determined programming language to cause the Purley platform central processor to have the function corresponding to the to-be-burned data.

2. The mainboard according to claim 1 , further comprising:

a platform controller hub, wherein

the platform controller hub is connected to at least one of the preset number of Purley platform central processors and at least one interface in the board body, and is configured to: acquire operating data of the at least one interface and transmit the operating data of the at least one interface to the Purley platform central processor connected with the platform controller hub; and receive processing data transmitted by the Purley platform central processor connected with the platform controller hub and transmit the processing data to the at least one interface; and

each of the Purley platform central processors is further configured to: generate the processing data based on the operating data of the at least one interface when receiving the operating data of the at least one interface transmitted by the connected platform controller hub; and transmit the processing data to the platform controller hub.

3. The mainboard according to claim 2 , wherein a network module is built in the platform controller hub, wherein

the network module is configured to: acquire network data provided by an external network device and transmit the network data to the Purley platform central processor connected with the platform controller hub; and receive interaction data transmitted by the Purley platform central processor connected with the platform controller hub and transmit the interaction data to the network device; and

each of the Purley platform central processors is further configured to: generate the interaction data based on the network data when receiving the network data transmitted by the network module built in the connected platform controller hub; and transmit the interaction data to the network module.

4. The mainboard according to claim 3 , wherein the platform controller hub further comprises an encryption module, wherein

each of the memories is further configured to: receive to-be-encrypted data inputted from outside, and transmit the to-be-encrypted data to the Purley platform central processor connected with the memory;

each of the Purley platform central processors is further configured to: call an encryption instruction stored in the encryption module when receiving the to-be-encrypted data transmitted by the memory, and encrypt the to-be-encrypted data using the called encryption instruction; and

the encryption module is configured to store the encryption instruction.

5. The mainboard according to claim 2 , further comprising:

a baseboard management controller, wherein

the baseboard management controller is connected to the platform controller hub and at least one external operation supporting device, and is configured to: acquire a device parameter of the operation supporting device and transmit the device parameter to the platform controller hub; and receive an adjustment parameter forwarded by the platform controller hub and transmit the adjustment parameter to the at least one operation supporting device;

the platform controller hub is further configured to: receive the device parameter transmitted by the baseboard management controller and forward the device parameter to the Purley platform central processor connected with the platform controller hub; and receive the adjustment parameter transmitted by the Purley platform central processor connected with the platform controller hub and forward the adjustment parameter to the baseboard management controller; and

each of the Purley platform central processors is further configured to: generate the adjustment parameter based on the device parameter when receiving the device parameter forwarded by the connected platform controller hub; and transmit the adjustment parameter to the platform controller hub.

6. The mainboard according to claim 5 , further comprising:

a clock chip, wherein

the clock chip is connected to the Purley platform central processors, the memories, the platform controller hub, and the baseboard management controller;

the clock chip is configured to: determine a clock sequence for the Purley platform central processors, the memories, the platform controller hub and the baseboard management controller; and transmit the clock sequence to the Purley platform central processors, the memories, the platform controller hub and the baseboard management controller;

each of the Purley platform central processors is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip;

each of the memories is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip;

the platform controller hub is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip; and

the baseboard management controller is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip.

7. The mainboard according to claim 5 , wherein

one of the preset number of Purley platform central processors, which is connected to the platform controller hub, is further configured to: store power supply timing sequences, and control power consumption time periods of electric devices based on the power supply timing sequences; and

the electric devices comprise: the Purley platform central processors, the memories, the platform controller hub, the baseboard management controller, the at least one interface, and the at least one operation supporting device.

8. The mainboard according to claim 5 , wherein

the one or more memories comprise sixteen memories;

the Purley platform central processors comprise two Purley platform central processors comprising a first Purley platform central processor and a second Purley platform central processor;

the first Purley platform central processor is connected to the second Purley platform central processor;

eight memories among the sixteen memories are connected to the first Purley platform central processor;

the other eight memories among the sixteen memories being not connected to the first Purley platform central processor are connected to the second Purley platform central processor; and

the first Purley platform central processor is connected to the platform controller hub.

9. A server, comprising:

at least one mainboard according to claim 1 .

10. The server according to claim 9 , further comprising:

a platform controller hub, wherein

the platform controller hub is connected to at least one of the preset number of Purley platform central processors and at least one interface in the board body, and is configured to: acquire operating data of the at least one interface and transmit the operating data of the at least one interface to the Purley platform central processor connected with the platform controller hub; and receive processing data transmitted by the Purley platform central processor connected with the platform controller hub and transmit the processing data to the at least one interface; and

each of the Purley platform central processors is further configured to: generate the processing data based on the operating data of the at least one interface when receiving the operating data of the at least one interface transmitted by the connected platform controller hub; and transmit the processing data to the platform controller hub.

11. The server according to claim 10 , wherein a network module is built in the platform controller hub, wherein

the network module is configured to: acquire network data provided by an external network device and transmit the network data to the Purley platform central processor connected with the platform controller hub; and receive interaction data transmitted by the Purley platform central processor connected with the platform controller hub and transmit the interaction data to the network device; and

each of the Purley platform central processors is further configured to: generate the interaction data based on the network data when receiving the network data transmitted by the network module built in the connected platform controller hub; and transmit the interaction data to the network module.

12. The server according to claim 11 , wherein the platform controller hub further comprises an encryption module, wherein

each of the memories is further configured to: receive to-be-encrypted data inputted from outside, and transmit the to-be-encrypted data to the Purley platform central processor connected with the memory;

each of the Purley platform central processors is further configured to: call an encryption instruction stored in the encryption module when receiving the to-be-encrypted data transmitted by the memory, and encrypt the to-be-encrypted data using the called encryption instruction; and

the encryption module is configured to store the encryption instruction.

13. The server according to claim 10 , further comprising:

a baseboard management controller, wherein

the baseboard management controller is connected to the platform controller hub and at least one external operation supporting device, and is configured to: acquire a device parameter of the operation supporting device and transmit the device parameter to the platform controller hub; and receive an adjustment parameter forwarded by the platform controller hub and transmit the adjustment parameter to the at least one operation supporting device;

the platform controller hub is further configured to: receive the device parameter transmitted by the baseboard management controller and forward the device parameter to the Purley platform central processor connected with the platform controller hub; and receive the adjustment parameter transmitted by the Purley platform central processor connected with the platform controller hub and forward the adjustment parameter to the baseboard management controller; and

each of the Purley platform central processors is further configured to: generate the adjustment parameter based on the device parameter when receiving the device parameter forwarded by the connected platform controller hub; and transmit the adjustment parameter to the platform controller hub.

14. The server according to claim 13 , further comprising:

a clock chip, wherein

the clock chip is connected to the Purley platform central processors, the memories, the platform controller hub, and the baseboard management controller;

the clock chip is configured to: determine a clock sequence for the Purley platform central processors, the memories, the platform controller hub and the baseboard management controller; and transmit the clock sequence to the Purley platform central processors, the memories, the platform controller hub and the baseboard management controller;

each of the Purley platform central processors is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip;

each of the memories is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip;

the platform controller hub is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip; and

the baseboard management controller is further configured to perform clock synchronization based on the received clock sequence when receiving the clock sequence transmitted by the clock chip.

15. The server according to claim 13 , wherein

one of the preset number of Purley platform central processors, which is connected to the platform controller hub, is further configured to: store power supply timing sequences, and control power consumption time periods of electric devices based on the power supply timing sequences; and

the electric devices comprise: the Purley platform central processors, the memories, the platform controller hub, the baseboard management controller, the at least one interface, and the at least one operation supporting device.

16. The server according to claim 13 , wherein

the one or more memories comprise sixteen memories;

the Purley platform central processors comprise two Purley platform central processors comprising a first Purley platform central processor and a second Purley platform central processor;

the first Purley platform central processor is connected to the second Purley platform central processor;

eight memories among the sixteen memories are connected to the first Purley platform central processor;

the other eight memories among the sixteen memories being not connected to the first Purley platform central processor are connected to the second Purley platform central processor; and

the first Purley platform central processor is connected to the platform controller hub.

Assignments (2)
LICENSE Recorded Jun 30, 2026
From: IEIT SYSTEMS CO., LTD
To: AIVRES SYSTEMS INC.
Reel/Frame 075857/0939 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 4, 2018
From: ZHAO, WEITAO
To: ZHENGZHOU YUNHAI INFORMATION TECHNOLOGY CO., LTD.
Reel/Frame 047406/0575 →
Priority Claims (1)
CN 201710628084.7 · Jul 28, 2017 · national
Continuity (1)
Related Publication 20210224081A1 · Jul 22, 2021