IP Library Granted Patent US 10,506,203
Granted Patent B2
US 10,506,203 · App. 16/111,541 · Granted Dec 10, 2019

Method for video processing using a buffer

Inventors: Brian Edward Miller (Monte Sereno, CA); Charles Vigue (Subic, PH)
Assignee: INTUITIVE SURGICAL OPERATIONS, INC.
H04N7/183A61B1/0002A61B1/00009A61B1/04H04N7/01H04N7/0127
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,506,203
App. No.
16/111,541
Granted
Dec 10, 2019
Kind
B2
Abstract

A method for processing video can include storing input video frame data at a video data buffer and outputting the stored video frame data from the video data buffer at an output video frame rate based on at least an amount of video frame data stored at the video data buffer.

Claims (46)

1. A system for processing video, comprising:

a video data buffer for storing an input video frame data comprising image frames captured by an image capture device; and

a video processor logically coupled to the video data buffer, the video processor configured to:

output stored video frame data from the video data buffer at an output video frame rate, and

vary the output video frame rate of video frame data from the video data buffer based on:

an amount of video frame data stored at the video data buffer, and

a predetermined target latency between capturing of an image frame at the image capture device and outputting of the captured image frame,

wherein the output video frame rate varies relative to a nominal output video frame rate, the nominal output video frame rate being set based on a frame rate at which the image capture device captures the image frames.

2. The system of claim 1 , wherein the video processor is further configured to set the output video frame rate at a rate that is lower than the nominal output video frame rate when the amount of video frame data stored at the video data buffer is lower than a threshold.

3. The system of claim 2 , wherein the video processor is further configured to set the output video frame rate at a rate that is higher than the nominal output video frame rate when the amount of video frame data stored at the video data buffer is higher than the threshold.

4. The system of claim 1 , wherein the video processor is further configured to set the output video frame rate at a rate higher than the nominal output video frame rate when the amount of video frame data stored at the video data buffer being higher than a threshold.

5. The system of claim 1 , wherein the video processor is further configured to:

set the output video frame rate at a rate lower than the nominal output video frame rate by a first predetermined rate difference when the amount of video frame data stored at the video data buffer is lower than a threshold; and

set the output video frame rate at a rate higher than the nominal output video frame rate by a second predetermined rate difference when the amount of video frame data stored at the video data buffer is higher than the threshold.

6. The system of claim 1 , wherein:

when the amount of video frame data stored at the video data buffer is lower than a threshold, the video processor is further configured to set the output video frame rate at a rate lower than the nominal output video frame rate by a rate difference proportional to the difference between the threshold and the amount of video frame data stored at the video data buffer; and

when the amount of video frame data stored at the video data buffer is higher than the threshold, the video processor is further configured to set the output video frame rate at a rate higher than the nominal output video frame rate by a rate difference proportional to the difference between the amount of video frame data stored at the video data buffer and the threshold.

7. The system of claim 1 , wherein the video processor is further configured to:

set the output video frame rate at a rate lower than the nominal output video frame rate when the amount of video frame data stored at the video data buffer is lower than a first threshold; and

set the output video frame rate at a rate higher than the nominal output video frame rate when the amount of video frame data stored at the video data buffer is higher than a second threshold;

wherein the first threshold is lower than the second threshold.

8. The system of claim 7 , wherein the video processor is further configured to output the stored video frame data at the nominal output video frame rate when the amount of video frame data stored at the video data buffer is higher than the first threshold and lower than the second threshold.

9. The system of claim 8 , wherein:

the first threshold comprises an amount of data corresponding to a number of image frames recorded at the image frame capture rate for a first predetermined period of time, wherein the first predetermined period of time is less than the predetermined target latency; and

the second threshold comprises an amount of data corresponding to a number of image frames recorded at the image frame capture rate for a second predetermined period of time, wherein the second predetermined period of time is more than the predetermined target latency.

10. The system of claim 9 , wherein the predetermined target latency is 500 milliseconds.

11. The system of claim 1 , wherein the video processor is further configured to:

set the output video frame rate at a rate lower than the nominal output video frame rate by a predetermined rate difference when the amount of video frame data stored at the video data buffer is lower than a first threshold; and

set the output video frame rate at a rate higher than the nominal output video frame rate by a predetermined rate difference when the amount of video frame data stored at the video data buffer is higher than a second threshold;

wherein the first threshold is lower than the second threshold.

12. The system of claim 11 , wherein the video processor is further configured to:

output the stored video frame data at the nominal output video frame rate when the amount of video frame data stored at the video data buffer is higher than the first threshold and lower than the second threshold.

13. The system of claim 1 , wherein the video processor is further configured to:

set the output video frame rate at a rate lower than the nominal output video frame rate by a rate difference proportional to the difference between a first threshold and the amount of video frame data stored at the video data buffer when the amount of video frame data stored at the video data buffer is lower than a first threshold; and

set the output video frame rate at a rate higher than the nominal output video frame rate by a rate difference proportional to the difference between the amount of video frame data stored at the video data buffer and a second threshold when the amount of video frame data stored at the video data buffer is higher than a second threshold;

wherein the first threshold is lower than the second threshold.

14. The system of claim 13 , wherein the video processor is further configured to output the stored video frame data at the nominal output video frame rate when the amount of video frame data stored at the video data buffer is higher than the first threshold and lower than the second threshold.

15. The system of claim 1 , wherein the video processor is further configured to output the stored video frame data to a display interface.

16. The system of claim 1 , wherein the image capture device comprises an endoscopic camera, and wherein the stored input video frame data comprises input video frame data associated with images of a surgical site recorded by the endoscopic camera.

17. The system of claim 1 , wherein the predetermined target latency is set to enable approximately real-time output of the captured image frame relative to the capturing of the image frame.

18. A system for processing video, comprising:

a video data buffer for storing input video frame data comprising a sequence of image frames; and

a video processor logically coupled to the video data buffer and configured to:

output, to a display interface, the sequence of image frames stored at the video data buffer at an output video frame rate, the output video frame rate of the sequence of stored image frames from the video data buffer varying based on at least an amount of video frame data stored at the video data buffer,

wherein the output video frame rate varies relative to a nominal output video frame rate, the nominal output video frame rate being set based on a frame rate at which an image capture device captures the image frames.

19. The system of claim 18 , wherein a predetermined target latency is set to enable approximately real-time output of the image frames relative to capture of the sequence of image frames.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2019
From: MILLER, BRIAN E.; VIGUE, CHARLES
To: INTUITIVE SURGICAL OPERATIONS, INC.
Reel/Frame 050689/0723 →
Continuity (4)
Continuation 15241625 · Aug 19, 2016
Continuation 13891838 · May 10, 2013
Provisional Application 61646597 · May 14, 2012
Related Publication 20190068922A1 · Feb 28, 2019